Home
last modified time | relevance | path

Searched refs:R22 (Results 1 – 25 of 39) sorted by relevance

12

/third_party/cmsis/CMSIS/DSP/Source/QuaternionMathFunctions/
Darm_rotation2quaternion_f32.c74 #define R22 ro22 macro
98 trace = R00 + R11 + R22; in arm_rotation2quaternion_f32()
115 else if ((R00 > R11) && (R00 > R22) ) in arm_rotation2quaternion_f32()
117 (void)arm_sqrt_f32(1.0 + R00 - R11 - R22,&doubler); // invs=4*qx in arm_rotation2quaternion_f32()
129 else if (R11 > R22) in arm_rotation2quaternion_f32()
131 (void)arm_sqrt_f32(1.0 + R11 - R00 - R22,&doubler); // invs=4*qy in arm_rotation2quaternion_f32()
145 (void)arm_sqrt_f32(1.0 + R22 - R00 - R11,&doubler); // invs=4*qz in arm_rotation2quaternion_f32()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
DAVRCallingConv.td20 // i16 are returned in R25:R24, R23:R22, R21:R20 and R19:R18.
48 CCIfType<[i8], CCAssignToReg<[R24,R22]>>,
DAVRRegisterInfo.td66 def R22 : AVRReg<22, "r22">, DwarfRegNum<[22]>;
94 def R23R22 : AVRReg<22, "r23:r22", [R22, R23]>, DwarfRegNum<[22]>;
116 add R24, R25, R18, R19, R20, R21, R22, R23,
134 add R24, R25, R18, R19, R20, R21, R22, R23,
144 add R23, R22, R21, R20, R19, R18, R17, R16
/third_party/boost/libs/context/src/asm/
Dontop_ppc64_sysv_xcoff_gas.S16 std 22, 72(1) # save R22
52 ld 22, 72(1) # restore R22
Djump_ppc64_sysv_xcoff_gas.S24 std 22, 72(1) # save R22
60 ld 22, 72(1) # restore R22
Dontop_ppc64_sysv_macho_gas.S85 std r22, 72(r1) ; save R22
120 ld r22, 72(r1) ; restore R22
Djump_ppc64_sysv_macho_gas.S85 std r22, 72(r1) ; save R22
120 ld r22, 72(r1) ; restore R22
Djump_ppc64_sysv_elf_gas.S113 std %r22, 72(%r1) # save R22
156 ld %r22, 72(%r1) # restore R22
Dontop_ppc32_sysv_xcoff_gas.S115 stw r22, 188(r1) # save R22
172 lwz r22, 188(r1) # restore R22
Djump_ppc32_sysv_xcoff_gas.S115 stw r22, 188(r1) # save R22
172 lwz r22, 188(r1) # restore R22
Dontop_ppc32_sysv_macho_gas.S113 stw r22, 188(r1) # save R22
170 lwz r22, 188(r1) # restore R22
Djump_ppc32_sysv_macho_gas.S113 stw r22, 188(r1) # save R22
170 lwz r22, 188(r1) # restore R22
Dontop_ppc64_sysv_elf_gas.S113 std %r22, 72(%r1) # save R22
155 ld %r22, 72(%r1) # restore R22
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/
DARCRegisterInfo.td54 def R22 : Core<22, "%r22">, DwarfRegNum<[22]>;
73 R20, R21, R22, R23, R24, R25, GP, FP, SP, ILINK, R30, BLINK)>;
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/MCTargetDesc/
DLanaiBaseInfo.h93 case Lanai::R22: in getLanaiRegisterNumbering()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonRegisterInfo.cpp110 Hexagon::R20, Hexagon::R21, Hexagon::R22, Hexagon::R23, in getCalleeSavedRegs()
119 Hexagon::R20, Hexagon::R21, Hexagon::R22, Hexagon::R23, in getCalleeSavedRegs()
DHexagonFrameLowering.h90 { Hexagon::R23, -28 }, { Hexagon::R22, -32 }, { Hexagon::D11, -32 }, in getCalleeSavedSpillSlots()
DHexagonRegisterInfo.td109 def D11 : Rd<22, "r23:22", [R22, R23]>, DwarfRegNum<[54]>;
342 (add R23, R22, R21, R20, R19, R18, R17, R16,
408 : CalleeSavedRegs<(add R16, R17, R18, R19, R20, R21, R22, R23,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/
DPPCGenRegisterInfo.inc129 R22 = 109,
1257 { PPC::R22 },
1346 …PPC::R29, PPC::R28, PPC::R27, PPC::R26, PPC::R25, PPC::R24, PPC::R23, PPC::R22, PPC::R21, PPC::R20…
1356 …PPC::R29, PPC::R28, PPC::R27, PPC::R26, PPC::R25, PPC::R24, PPC::R23, PPC::R22, PPC::R21, PPC::R20…
1366 …PPC::R29, PPC::R28, PPC::R27, PPC::R26, PPC::R25, PPC::R24, PPC::R23, PPC::R22, PPC::R21, PPC::R20…
1913 { 22U, PPC::R22 },
2201 { 22U, PPC::R22 },
2425 { PPC::R22, -2U },
2700 { PPC::R22, 22U },
2978 { PPC::R22, -2U },
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/Disassembler/
DLanaiDisassembler.cpp159 Lanai::R18, Lanai::R19, Lanai::R20, Lanai::R21, Lanai::R22, Lanai::R23,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCCallingConv.td287 R21, R22, R23, R24, R25, R26, R27, R28,
297 R21, R22, R23, R24, R25, R26, R27,
313 R21, R22, R23, R24, R25, R26, R27, R28,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/Disassembler/
DARCDisassembler.cpp117 ARC::R21, ARC::R22, ARC::R23, ARC::R24, ARC::R25, ARC::GP, ARC::FP,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/Disassembler/
DHexagonDisassembler.cpp545 Hexagon::R20, Hexagon::R21, Hexagon::R22, Hexagon::R23, Hexagon::R24, in DecodeIntRegsRegisterClass()
560 Hexagon::R20, Hexagon::R21, Hexagon::R22, Hexagon::R23, in DecodeGeneralSubRegsRegisterClass()
/third_party/typescript/tests/cases/conformance/types/tuple/
DvariadicTuples1.ts286 type R22 = Last<readonly [string]>; alias
/third_party/typescript/tests/baselines/reference/
DvariadicTuples1.js284 type R22 = Last<readonly [string]>;
736 declare type R22 = Last<readonly [string]>;

12