Home
last modified time | relevance | path

Searched refs:R30 (Results 1 – 25 of 41) sorted by relevance

12

/third_party/boost/libs/context/src/asm/
Dontop_ppc64_sysv_xcoff_gas.S24 std 30, 136(1) # save R30
60 ld 30, 136(1) # restore R30
Djump_ppc64_sysv_xcoff_gas.S32 std 30, 136(1) # save R30
68 ld 30, 136(1) # restore R30
Dontop_ppc64_sysv_macho_gas.S93 std r30, 136(r1) ; save R30
128 ld r30, 136(r1) ; restore R30
Djump_ppc64_sysv_macho_gas.S93 std r30, 136(r1) ; save R30
128 ld r30, 136(r1) ; restore R30
Djump_ppc64_sysv_elf_gas.S121 std %r30, 136(%r1) # save R30
164 ld %r30, 136(%r1) # restore R30
Dontop_ppc32_sysv_xcoff_gas.S123 stw r30, 220(r1) # save R30
180 lwz r30, 220(r1) # restore R30
Djump_ppc32_sysv_xcoff_gas.S123 stw r30, 220(r1) # save R30
180 lwz r30, 220(r1) # restore R30
Dontop_ppc32_sysv_macho_gas.S121 stw r30, 220(r1) # save R30
178 lwz r30, 220(r1) # restore R30
Djump_ppc32_sysv_macho_gas.S121 stw r30, 220(r1) # save R30
178 lwz r30, 220(r1) # restore R30
Dontop_ppc64_sysv_elf_gas.S121 std %r30, 136(%r1) # save R30
163 ld %r30, 136(%r1) # restore R30
Dmake_ppc32_sysv_elf_gas.S130 # set R30 for secure PLT, large model
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/Disassembler/
DHexagonDisassembler.cpp209 MI.getOperand(1).getReg() == Hexagon::R30) { in remapInstruction()
217 MI.getOperand(1).getReg() == Hexagon::R30) { in remapInstruction()
225 MI.getOperand(2).getReg() == Hexagon::R30) { in remapInstruction()
233 MI.getOperand(2).getReg() == Hexagon::R30) { in remapInstruction()
241 MI.getOperand(2).getReg() == Hexagon::R30) { in remapInstruction()
249 MI.getOperand(2).getReg() == Hexagon::R30) { in remapInstruction()
257 MI.getOperand(2).getReg() == Hexagon::R30) { in remapInstruction()
265 MI.getOperand(2).getReg() == Hexagon::R30) { in remapInstruction()
547 Hexagon::R30, Hexagon::R31}; in DecodeIntRegsRegisterClass()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
DAVRRegisterInfo.td74 def R30 : AVRReg<30, "r30">, DwarfRegNum<[30]>;
89 def R31R30 : AVRReg<30, "r31:r30", [R30, R31], ["Z"]>, DwarfRegNum<[30]>;
118 R30, R31, R26, R27,
136 R30, R31, R26, R27,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/
DARCRegisterInfo.td62 def R30 : Core<30, "%r30">, DwarfRegNum<[30]>;
73 R20, R21, R22, R23, R24, R25, GP, FP, SP, ILINK, R30, BLINK)>;
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonPseudo.td81 let Defs = [R29, R30], Uses = [R31, R30, R29], isPseudo = 1 in
85 let Defs = [R29, R30, R31], Uses = [R29], isPseudo = 1 in
248 let isCodeGenOnly = 1, isPseudo = 1, Uses = [R30], hasSideEffects = 0 in
353 Defs = [R29, R30, R31, PC], isPredicable = 0, isAsmParserOnly = 1 in {
359 let Defs = [R14, R15, R28, R29, R30, R31, PC] in {
368 let isCall = 1, Defs = [R29, R30, R31, PC], isAsmParserOnly = 1 in {
374 let Defs = [R14, R15, R28, R29, R30, R31, PC] in {
DHexagonRegisterInfo.cpp139 Reserved.set(Hexagon::R30); in getReservedRegs()
304 return Hexagon::R30; in getFrameRegister()
DHexagonRegisterInfo.td93 def R30 : Ri<30, "r30", ["fp"]>, DwarfRegNum<[30]>;
113 def D15 : Rd<30, "r31:30", [R30, R31], ["lr:fp"]>, DwarfRegNum<[62]>;
338 R10, R11, R29, R30, R31)>;
DHexagonDepMappings.td85 …_map_to_raw_fAlias : InstAlias<"if (!$Pv4) dealloc_return", (L4_return_f D15, PredRegs:$Pv4, R30)>;
86 …lias : InstAlias<"if (!$Pv4.new) dealloc_return:nt", (L4_return_fnew_pnt D15, PredRegs:$Pv4, R30)>;
87 …tAlias : InstAlias<"if (!$Pv4.new) dealloc_return:t", (L4_return_fnew_pt D15, PredRegs:$Pv4, R30)>;
88 …n_map_to_raw_tAlias : InstAlias<"if ($Pv4) dealloc_return", (L4_return_t D15, PredRegs:$Pv4, R30)>;
89 …Alias : InstAlias<"if ($Pv4.new) dealloc_return:nt", (L4_return_tnew_pnt D15, PredRegs:$Pv4, R30)>;
90 …ptAlias : InstAlias<"if ($Pv4.new) dealloc_return:t", (L4_return_tnew_pt D15, PredRegs:$Pv4, R30)>;
94 def L6_deallocframe_map_to_rawAlias : InstAlias<"deallocframe", (L2_deallocframe D15, R30)>;
95 def L6_return_map_to_rawAlias : InstAlias<"dealloc_return", (L4_return D15, R30)>;
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/MCTargetDesc/
DLanaiBaseInfo.h109 case Lanai::R30: in getLanaiRegisterNumbering()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCFrameLowering.cpp154 {PPC::R30, -8}, in getCalleeSavedSpillSlots()
1015 .addReg(PPC::R30) in emitPrologue()
1163 .addReg(PPC::R30, RegState::Kill) // Save PIC base pointer. in emitPrologue()
1195 .addReg(PPC::R30) in emitPrologue()
1220 .addReg(PPC::R30) in emitPrologue()
1266 unsigned Reg = MRI->getDwarfRegNum(PPC::R30, true); in emitPrologue()
1648 BuildMI(MBB, MBBI, dl, LoadInst, PPC::R30) in emitEpilogue()
1817 SavedRegs.reset(PPC::R30); in determineCalleeSaves()
1972 MinGPR = std::min<unsigned>(MinGPR, PPC::R30); in processFunctionBeforeFrameFinalized()
DPPCCallingConv.td288 R29, R30, R31, F14, F15, F16, F17, F18,
298 R28, R29, R30, R31, CR2, CR3, CR4
314 R29, R30, R31, F14, F15, F16, F17, F18,
DPPCRegisterInfo.cpp331 markSuperRegs(Reserved, PPC::R30); in getReservedRegs()
335 markSuperRegs(Reserved, PPC::R30); in getReservedRegs()
1184 return PPC::R30; in getBaseRegister()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/
DPPCGenRegisterInfo.inc137 R30 = 117,
1265 { PPC::R30 },
1346 …R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::R30, PPC::R29, PPC::R28…
1356 …R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::R30, PPC::R29, PPC::R28…
1366 …R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::R30, PPC::R29, PPC::R28…
1921 { 30U, PPC::R30 },
2209 { 30U, PPC::R30 },
2433 { PPC::R30, -2U },
2708 { PPC::R30, 30U },
2986 { PPC::R30, -2U },
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/Disassembler/
DLanaiDisassembler.cpp161 Lanai::R30, Lanai::R31};
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/Disassembler/
DARCDisassembler.cpp118 ARC::SP, ARC::ILINK, ARC::R30, ARC::BLINK};

12