Home
last modified time | relevance | path

Searched refs:RegMask (Results 1 – 25 of 30) sorted by relevance

12

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DRegUsageInfoPropagate.cpp64 static void setRegMask(MachineInstr &MI, ArrayRef<uint32_t> RegMask) { in setRegMask() argument
65 assert(RegMask.size() == in setRegMask()
72 MO.setRegMask(RegMask.data()); in setRegMask()
125 const ArrayRef<uint32_t> RegMask = PRUI->getRegUsageInfo(F); in runOnMachineFunction() local
126 if (RegMask.empty()) in runOnMachineFunction()
128 setRegMask(MI, RegMask); in runOnMachineFunction()
DRegUsageInfoCollector.cpp123 std::vector<uint32_t> RegMask; in runOnMachineFunction() local
129 RegMask.resize(RegMaskSize, ~((uint32_t)0)); in runOnMachineFunction()
142 auto SetRegAsDefined = [&RegMask] (unsigned Reg) { in runOnMachineFunction()
143 RegMask[Reg / 32] &= ~(1u << Reg % 32); in runOnMachineFunction()
183 if (MachineOperand::clobbersPhysReg(&(RegMask[0]), PReg)) in runOnMachineFunction()
190 PRUI.storeUpdateRegUsageInfo(F, RegMask); in runOnMachineFunction()
DRegisterUsageInfo.cpp60 const Function &FP, ArrayRef<uint32_t> RegMask) { in storeUpdateRegUsageInfo() argument
61 RegMasks[&FP] = RegMask; in storeUpdateRegUsageInfo()
78 for (const auto &RegMask : RegMasks) in print() local
79 FPRMPairVector.push_back(&RegMask); in print()
DLiveRegUnits.cpp26 void LiveRegUnits::removeRegsNotPreserved(const uint32_t *RegMask) { in removeRegsNotPreserved() argument
29 if (MachineOperand::clobbersPhysReg(RegMask, *RootReg)) in removeRegsNotPreserved()
35 void LiveRegUnits::addRegsInMask(const uint32_t *RegMask) { in addRegsInMask() argument
38 if (MachineOperand::clobbersPhysReg(RegMask, *RootReg)) in addRegsInMask()
DMachineOperand.cpp310 const uint32_t *RegMask = getRegMask(); in isIdenticalTo() local
312 if (RegMask == OtherRegMask) in isIdenticalTo()
321 return std::equal(RegMask, RegMask + RegMaskSize, OtherRegMask); in isIdenticalTo()
884 const uint32_t *RegMask = getRegLiveOut(); in print() local
891 if (RegMask[Reg / 32] & (1U << (Reg % 32))) { in print()
DMachineCopyPropagation.cpp650 const MachineOperand *RegMask = nullptr; in ForwardCopyPropagateBlock() local
653 RegMask = &MO; in ForwardCopyPropagateBlock()
673 if (RegMask) { in ForwardCopyPropagateBlock()
682 if (!RegMask->clobbersPhysReg(Reg)) { in ForwardCopyPropagateBlock()
DMIRPrinter.cpp244 static void printCustomRegMask(const uint32_t *RegMask, raw_ostream &OS, in printCustomRegMask() argument
246 assert(RegMask && "Can't print an empty register mask"); in printCustomRegMask()
252 if (RegMask[I / 32] & (1u << (I % 32))) { in printCustomRegMask()
DPeepholeOptimizer.cpp1676 const uint32_t *RegMask = MO.getRegMask(); in runOnMachineFunction() local
1679 if (MachineOperand::clobbersPhysReg(RegMask, Def)) { in runOnMachineFunction()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DMachineOperand.h172 const uint32_t *RegMask; // For MO_RegisterMask and MO_RegisterLiveOut. member
615 static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg) { in clobbersPhysReg() argument
618 return !(RegMask[PhysReg / 32] & (1u << PhysReg % 32)); in clobbersPhysReg()
630 return Contents.RegMask; in getRegMask()
641 return Contents.RegMask; in getRegLiveOut()
698 Contents.RegMask = RegMaskPtr; in setRegMask()
877 Op.Contents.RegMask = Mask; in CreateRegMask()
883 Op.Contents.RegMask = Mask; in CreateRegLiveOut()
DLiveRegUnits.h110 void removeRegsNotPreserved(const uint32_t *RegMask);
114 void addRegsInMask(const uint32_t *RegMask);
DRegisterUsageInfo.h52 ArrayRef<uint32_t> RegMask);
DMachineRegisterInfo.h848 void addPhysRegsUsedFromRegMask(const uint32_t *RegMask) { in addPhysRegsUsedFromRegMask() argument
849 UsedPhysRegMask.setBitsNotInMask(RegMask); in addPhysRegsUsedFromRegMask()
DSelectionDAGNodes.h2060 const uint32_t *RegMask;
2064 RegMask(mask) {}
2067 const uint32_t *getRegMask() const { return RegMask; }
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/
DIceRegAlloc.cpp87 const SmallBitVector &RegMask, in findMinWeightIndex() argument
90 for (RegNumT i : RegNumBVIter(RegMask)) { in findMinWeightIndex()
425 Iter.RegMask[RegAlias] = false; in addSpillFill()
434 const RegNumT RegNum = *RegNumBVIter(Iter.RegMask).begin(); in addSpillFill()
535 const int SrcReg = (Iter.RegMask & Aliases).find_first(); in findRegisterPreference()
690 int32_t MinWeightIndex = findMinWeightIndex(Iter.RegMask, Iter.Weights); in handleNoFreeRegisters()
856 Iter.RegMask = RegMaskFull & Target->getRegistersForVariable(Iter.Cur); in scan()
874 Iter.Free = Iter.RegMask; in scan()
876 for (SizeT i = 0; i < Iter.RegMask.size(); ++i) { in scan()
900 Iter.Weights.resize(Iter.RegMask.size()); in scan()
[all …]
DIceRegAlloc.h36 void scan(const SmallBitVector &RegMask);
66 SmallBitVector RegMask; variable
DIceTargetLowering.cpp478 SmallBitVector RegMask = getRegisterSet(RegInclude, RegExclude); in regAlloc() local
483 LinearScan.scan(RegMask); in regAlloc()
494 postRegallocSplitting(RegMask); in regAlloc()
528 void TargetLowering::postRegallocSplitting(const SmallBitVector &RegMask) { in postRegallocSplitting() argument
612 RegAlloc.scan(RegMask); in postRegallocSplitting()
DIceTargetLowering.h306 void postRegallocSplitting(const SmallBitVector &RegMask);
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64CollectLOH.cpp454 static void handleRegMaskClobber(const uint32_t *RegMask, MCPhysReg Reg, in handleRegMaskClobber() argument
456 if (!MachineOperand::clobbersPhysReg(RegMask, Reg)) in handleRegMaskClobber()
467 const uint32_t *RegMask = MO.getRegMask(); in handleNormalInst() local
469 handleRegMaskClobber(RegMask, Reg, LOHInfos); in handleNormalInst()
471 handleRegMaskClobber(RegMask, Reg, LOHInfos); in handleNormalInst()
DAArch64CallingConvention.td416 // only the resulting RegMask is used; the SaveList is ignored
419 // destructors with 'this' returns, so this RegMask will not be used in that
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZElimCompare.cpp646 const uint32_t *RegMask; in fuseCompareOperations() local
648 RegMask = MBBI->getOperand(2).getRegMask(); in fuseCompareOperations()
682 MIB.addRegMask(RegMask); in fuseCompareOperations()
DSystemZInstrInfo.cpp741 const uint32_t *RegMask = MI.getOperand(1).getRegMask(); in PredicateInstruction() local
749 .addRegMask(RegMask) in PredicateInstruction()
754 const uint32_t *RegMask = MI.getOperand(0).getRegMask(); in PredicateInstruction() local
759 .addRegMask(RegMask) in PredicateInstruction()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGRRList.cpp1319 static void CheckForLiveRegDefMasked(SUnit *SU, const uint32_t *RegMask, in CheckForLiveRegDefMasked() argument
1327 if (!MachineOperand::clobbersPhysReg(RegMask, i)) continue; in CheckForLiveRegDefMasked()
1407 if (const uint32_t *RegMask = getNodeRegMask(Node)) in DelayForLiveRegsBottomUp() local
1408 CheckForLiveRegDefMasked(SU, RegMask, in DelayForLiveRegsBottomUp()
2843 const uint32_t *RegMask = getNodeRegMask(SU->getNode()); in canClobberReachingPhysRegUse() local
2844 if(!ImpDefs && !RegMask) in canClobberReachingPhysRegUse()
2853 if (RegMask && in canClobberReachingPhysRegUse()
2854 MachineOperand::clobbersPhysReg(RegMask, SuccPred.getReg()) && in canClobberReachingPhysRegUse()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86RegisterInfo.cpp552 const uint32_t *RegMask = getCallPreservedMask(MF, CC); in getReservedRegs() local
553 if (MachineOperand::clobbersPhysReg(RegMask, getBaseRegister())) in getReservedRegs()
DX86FrameLowering.cpp197 for (MachineBasicBlock::RegisterMaskPair RegMask : MBB.liveins()) { in isEAXLiveIn() local
198 unsigned Reg = RegMask.PhysReg; in isEAXLiveIn()
2742 auto RegMask = Prev->getOperand(1); in adjustStackWithPops() local
2752 if (!RegMask.clobbersPhysReg(Candidate)) in adjustStackWithPops()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMCallingConv.td292 // Only the resulting RegMask is used; the SaveList is ignored

12