| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIMachineFunctionInfo.cpp | 29 SIMachineFunctionInfo::SIMachineFunctionInfo(const MachineFunction &MF) in SIMachineFunctionInfo() function in SIMachineFunctionInfo
180 void SIMachineFunctionInfo::limitOccupancy(const MachineFunction &MF) { in limitOccupancy()
187 unsigned SIMachineFunctionInfo::addPrivateSegmentBuffer( in addPrivateSegmentBuffer()
196 unsigned SIMachineFunctionInfo::addDispatchPtr(const SIRegisterInfo &TRI) { in addDispatchPtr()
203 unsigned SIMachineFunctionInfo::addQueuePtr(const SIRegisterInfo &TRI) { in addQueuePtr()
210 unsigned SIMachineFunctionInfo::addKernargSegmentPtr(const SIRegisterInfo &TRI) { in addKernargSegmentPtr()
218 unsigned SIMachineFunctionInfo::addDispatchID(const SIRegisterInfo &TRI) { in addDispatchID()
225 unsigned SIMachineFunctionInfo::addFlatScratchInit(const SIRegisterInfo &TRI) { in addFlatScratchInit()
232 unsigned SIMachineFunctionInfo::addImplicitBufferPtr(const SIRegisterInfo &TRI) { in addImplicitBufferPtr()
252 bool SIMachineFunctionInfo::haveFreeLanesForSGPRSpill(const MachineFunction &MF, in haveFreeLanesForSGPRSpill()
[all …]
|
| D | SIFrameLowering.h | 17 class SIMachineFunctionInfo; variable
66 SIMachineFunctionInfo *MFI,
71 SIMachineFunctionInfo *MFI, MachineFunction &MF) const;
75 MachineBasicBlock &MBB, SIMachineFunctionInfo *MFI,
|
| D | SIFrameLowering.cpp | 192 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in emitFlatScratchInit()
273 SIMachineFunctionInfo *MFI, in getReservedPrivateSegmentBufferReg()
321 SIMachineFunctionInfo *MFI, MachineFunction &MF) const { in getReservedPrivateSegmentWaveByteOffsetReg()
396 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in emitEntryFunctionPrologue()
534 MachineFunction &MF, MachineBasicBlock &MBB, SIMachineFunctionInfo *MFI, in emitEntryFunctionScratchSetup()
678 SIMachineFunctionInfo *FuncInfo = MF.getInfo<SIMachineFunctionInfo>(); in emitPrologue()
711 for (const SIMachineFunctionInfo::SGPRSpillVGPRCSR &Reg in emitPrologue()
756 ArrayRef<SIMachineFunctionInfo::SpilledReg> Spill in emitPrologue()
824 const SIMachineFunctionInfo *FuncInfo = MF.getInfo<SIMachineFunctionInfo>(); in emitEpilogue()
860 ArrayRef<SIMachineFunctionInfo::SpilledReg> Spill in emitEpilogue()
[all …]
|
| D | SIMachineFunctionInfo.h | 268 struct SIMachineFunctionInfo final : public yaml::MachineFunctionInfo {
286 SIMachineFunctionInfo() = default;
287 SIMachineFunctionInfo(const llvm::SIMachineFunctionInfo &,
291 ~SIMachineFunctionInfo() = default;
294 template <> struct MappingTraits<SIMachineFunctionInfo> {
295 static void mapping(IO &YamlIO, SIMachineFunctionInfo &MFI) {
323 class SIMachineFunctionInfo final : public AMDGPUMachineFunction {
487 SIMachineFunctionInfo(const MachineFunction &MF);
489 bool initializeBaseYamlFields(const yaml::SIMachineFunctionInfo &YamlMFI);
|
| D | AMDGPUAsmPrinter.cpp | 192 const SIMachineFunctionInfo &MFI = *MF->getInfo<SIMachineFunctionInfo>(); in EmitFunctionBodyStart()
211 const SIMachineFunctionInfo &MFI = *MF->getInfo<SIMachineFunctionInfo>(); in EmitFunctionBodyEnd()
257 const SIMachineFunctionInfo *MFI = MF->getInfo<SIMachineFunctionInfo>(); in EmitFunctionEntryLabel()
365 const SIMachineFunctionInfo &MFI = *MF.getInfo<SIMachineFunctionInfo>(); in getAmdhsaKernelCodeProperties()
616 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in analyzeResourceUsage()
943 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in getSIProgramInfo()
1131 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in EmitProgramInfoSI()
1178 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in EmitPALMetadata()
1228 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in getAmdKernelCode()
|
| D | SIRegisterInfo.cpp | 216 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in getReservedRegs()
264 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in canRealignStack()
277 const SIMachineFunctionInfo *Info = Fn.getInfo<SIMachineFunctionInfo>(); in requiresRegisterScavenging()
402 MF->getInfo<SIMachineFunctionInfo>()->getStackPtrOffsetReg() && in resolveFrameIndex()
551 SIMachineFunctionInfo *MFI = MF->getInfo<SIMachineFunctionInfo>(); in spillVGPRtoAGPR()
751 SIMachineFunctionInfo *MFI = MF->getInfo<SIMachineFunctionInfo>(); in spillSGPR()
754 ArrayRef<SIMachineFunctionInfo::SpilledReg> VGPRSpills in spillSGPR()
791 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR()
862 SIMachineFunctionInfo *MFI = MF->getInfo<SIMachineFunctionInfo>(); in restoreSGPR()
864 ArrayRef<SIMachineFunctionInfo::SpilledReg> VGPRSpills in restoreSGPR()
[all …]
|
| D | GCNIterativeScheduler.cpp | 480 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in tryMaximizeOccupancy()
490 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in scheduleLegacyMaxOccupancy()
544 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in scheduleMinReg()
578 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in scheduleILP()
|
| D | GCNSchedStrategy.h | 21 class SIMachineFunctionInfo; variable
69 SIMachineFunctionInfo &MFI;
|
| D | AMDGPUCallLowering.cpp | 297 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in lowerReturn()
345 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in lowerParameterPtr()
389 SIMachineFunctionInfo &Info) { in allocateHSAUserSGPRs()
442 SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in lowerFormalArgumentsKernel()
582 SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in lowerFormalArguments()
|
| D | SIISelLowering.h | 52 const SIMachineFunctionInfo &MFI,
310 const SIMachineFunctionInfo &Info,
413 SIMachineFunctionInfo &Info) const;
417 SIMachineFunctionInfo &Info,
424 SIMachineFunctionInfo &Info) const;
429 SIMachineFunctionInfo &Info) const;
434 SIMachineFunctionInfo &Info) const;
|
| D | AMDGPUSubtarget.cpp | 344 const auto *MFI = MF.getInfo<SIMachineFunctionInfo>(); in getOccupancyWithLocalMemSize()
609 const SIMachineFunctionInfo &MFI = *MF.getInfo<SIMachineFunctionInfo>(); in getReservedNumSGPRs()
641 const SIMachineFunctionInfo &MFI = *MF.getInfo<SIMachineFunctionInfo>(); in getMaxNumSGPRs()
691 const SIMachineFunctionInfo &MFI = *MF.getInfo<SIMachineFunctionInfo>(); in getMaxNumVGPRs()
|
| D | AMDGPUTargetMachine.cpp | 1005 return new yaml::SIMachineFunctionInfo(); in createDefaultFuncInfoYAML()
1010 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in convertFuncInfoToYAML()
1011 return new yaml::SIMachineFunctionInfo(*MFI, in convertFuncInfoToYAML()
1018 const yaml::SIMachineFunctionInfo &YamlMFI = in parseMachineFunctionInfo()
1019 reinterpret_cast<const yaml::SIMachineFunctionInfo &>(MFI_); in parseMachineFunctionInfo()
1021 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in parseMachineFunctionInfo()
|
| D | SIPreAllocateWWMRegs.cpp | 148 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in rewriteRegs()
|
| D | AMDGPURegisterInfo.cpp | 131 const SIMachineFunctionInfo *FuncInfo = MF.getInfo<SIMachineFunctionInfo>(); in getFrameRegister()
|
| D | AMDGPULegalizerInfo.cpp | 1224 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in getSegmentAperture()
1287 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in legalizeAddrSpaceCast()
1510 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in legalizeMinNumMaxNum()
1683 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in legalizeGlobalValue()
1763 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in legalizeFMad()
1895 const SIMachineFunctionInfo *MFI = B.getMF().getInfo<SIMachineFunctionInfo>(); in legalizePreloadedArgIntrin()
1957 MF.getInfo<SIMachineFunctionInfo>()->getMode().FP32Denormals) in legalizeFastUnsafeFDIV()
2069 const SIMachineFunctionInfo *MFI = B.getMF().getInfo<SIMachineFunctionInfo>(); in legalizeFDIV32()
2249 const SIMachineFunctionInfo *MFI = B.getMF().getInfo<SIMachineFunctionInfo>(); in legalizeImplicitArgPtr()
|
| D | SILowerSGPRSpills.cpp | 253 SIMachineFunctionInfo *FuncInfo = MF.getInfo<SIMachineFunctionInfo>(); in runOnMachineFunction()
|
| D | GCNNSAReassign.cpp | 235 const SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in runOnMachineFunction()
|
| D | AMDGPUInstructions.td | 104 def FP16Denormals : Predicate<"MF->getInfo<SIMachineFunctionInfo>()->getMode().FP64FP16Denormals">;
105 def FP32Denormals : Predicate<"MF->getInfo<SIMachineFunctionInfo>()->getMode().FP32Denormals">;
106 def FP64Denormals : Predicate<"MF->getInfo<SIMachineFunctionInfo>()->getMode().FP64FP16Denormals">;
107 def NoFP16Denormals : Predicate<"!MF->getInfo<SIMachineFunctionInfo>()->getMode().FP64FP16Denormals…
108 def NoFP32Denormals : Predicate<"!MF->getInfo<SIMachineFunctionInfo>()->getMode().FP32Denormals">;
109 def NoFP64Denormals : Predicate<"!MF->getInfo<SIMachineFunctionInfo>()->getMode().FP64FP16Denormals…
|
| D | SIFormMemoryClauses.cpp | 76 SIMachineFunctionInfo *MFI;
316 MFI = MF.getInfo<SIMachineFunctionInfo>(); in runOnMachineFunction()
|
| D | SIISelLowering.cpp | 99 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in hasFP32Denormals()
104 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in hasFP64FP16Denormals()
932 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in getTgtMemIntrinsic()
994 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in getTgtMemIntrinsic()
1042 SIMachineFunctionInfo *MFI = MF.getInfo<SIMachineFunctionInfo>(); in getTgtMemIntrinsic()
1415 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in lowerKernArgParameterPtr()
1563 const SIMachineFunctionInfo &MFI, in getPreloadedValue()
1578 SIMachineFunctionInfo *Info) { in processShaderInputArgs()
1626 SIMachineFunctionInfo &Info) const { in allocateSpecialEntryInputVGPRs()
1712 SIMachineFunctionInfo &Info) const { in allocateSpecialInputVGPRs()
[all …]
|
| D | AMDGPUHSAMetadataStreamer.cpp | 214 const SIMachineFunctionInfo &MFI = *MF.getInfo<SIMachineFunctionInfo>(); in getHSACodeProps()
892 const SIMachineFunctionInfo &MFI = *MF.getInfo<SIMachineFunctionInfo>(); in getHSAKernelProps()
|
| D | CMakeLists.txt | 112 SIMachineFunctionInfo.cpp
|
| D | AMDGPUInstructionSelector.h | 43 class SIMachineFunctionInfo; variable
|
| D | SIRegisterInfo.h | 26 class SIMachineFunctionInfo; variable
|
| D | AMDGPUISelDAGToDAG.cpp | 635 unsigned Value = MF.getInfo<SIMachineFunctionInfo>()->getGDSSize(); in glueCopyToM0LDSInit()
1479 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in foldFrameIndex()
1504 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in SelectMUBUFScratchOffen()
1575 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in SelectMUBUFScratchOffset()
1804 const SIMachineFunctionInfo *Info = MF.getInfo<SIMachineFunctionInfo>(); in Expand32BitAddress()
|