Searched refs:TGSI_OPCODE_DMUL (Results 1 – 9 of 9) sorted by relevance
/third_party/mesa3d/src/gallium/auxiliary/tgsi/ |
D | tgsi_info.c | 196 case TGSI_OPCODE_DMUL: in tgsi_opcode_infer_type()
|
D | tgsi_exec.c | 5821 case TGSI_OPCODE_DMUL: in exec_instruction()
|
/third_party/mesa3d/src/gallium/include/pipe/ |
D | p_shader_tokens.h | 558 TGSI_OPCODE_DMUL = 200 /* SM5 */, enumerator
|
/third_party/mesa3d/src/gallium/auxiliary/gallivm/ |
D | lp_bld_tgsi_action.c | 922 tmp = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_DMUL, in dmad_emit() 1212 bld_base->op_actions[TGSI_OPCODE_DMUL].emit = mul_emit; in lp_set_default_actions()
|
/third_party/mesa3d/src/gallium/drivers/svga/ |
D | svga_tgsi_vgpu10.c | 925 case TGSI_OPCODE_DMUL: in translate_opcode() 8603 case TGSI_OPCODE_DMUL: in opcode_has_dbl_dst() 8628 case TGSI_OPCODE_DMUL: in opcode_has_dbl_src() 8675 case TGSI_OPCODE_DMUL: in check_double_dst_writemask() 9339 case TGSI_OPCODE_DMUL: in emit_vgpu10_instruction()
|
/third_party/mesa3d/src/gallium/drivers/nouveau/codegen/ |
D | nv50_ir_from_tgsi.cpp | 584 case TGSI_OPCODE_DMUL: in inferSrcType() 4103 case TGSI_OPCODE_DMUL: in handleInstruction()
|
/third_party/mesa3d/src/gallium/auxiliary/nir/ |
D | tgsi_to_nir.c | 1954 [TGSI_OPCODE_DMUL] = nir_op_fmul,
|
D | nir_to_tgsi.c | 940 [nir_op_fmul] = { TGSI_OPCODE_MUL, TGSI_OPCODE_DMUL }, in ntt_emit_alu()
|
/third_party/mesa3d/src/gallium/drivers/r600/ |
D | r600_shader.c | 12154 [TGSI_OPCODE_DMUL] = { ALU_OP2_MUL_64, cayman_mul_double_instr}, 12381 [TGSI_OPCODE_DMUL] = { ALU_OP2_MUL_64, cayman_mul_double_instr},
|