| /third_party/gstreamer/gstreamer/gst/ |
| D | gstminiobject.c | 220 gint access_mode, state, newstate; in gst_mini_object_lock() local
230 access_mode = flags & FLAG_MASK; in gst_mini_object_lock()
234 object, state, access_mode); in gst_mini_object_lock()
236 if (access_mode & GST_LOCK_FLAG_EXCLUSIVE) { in gst_mini_object_lock()
239 access_mode &= ~GST_LOCK_FLAG_EXCLUSIVE; in gst_mini_object_lock()
244 || (access_mode & GST_LOCK_FLAG_WRITE) != 0) in gst_mini_object_lock()
248 if (access_mode) { in gst_mini_object_lock()
251 newstate |= access_mode; in gst_mini_object_lock()
254 if ((state & access_mode) != access_mode) in gst_mini_object_lock()
269 access_mode); in gst_mini_object_lock()
[all …]
|
| /third_party/mindspore/mindspore/ccsrc/minddata/dataset/engine/cache/ |
| D | cache_ipc.cc | 45 auto access_mode = S_IRUSR | S_IWUSR; in Create() local
46 msg_qid_ = msgget(IPC_PRIVATE, IPC_CREAT | IPC_EXCL | access_mode); in Create()
102 auto access_mode = S_IRUSR | S_IWUSR; in Create() local
103 shm_id_ = shmget(shm_key_, sz, IPC_CREAT | IPC_EXCL | access_mode); in Create()
|
| /third_party/mindspore/mindspore/ccsrc/cxx_api/model/model_converter_utils/ |
| D | shared_memory.cc | 24 auto access_mode = S_IRUSR | S_IWUSR | S_IROTH | S_IWOTH | S_IRGRP | S_IWGRP; in Create() local
25 shm_id_ = shmget(IPC_PRIVATE, memory_size, IPC_CREAT | IPC_EXCL | access_mode); in Create()
|
| /third_party/mindspore/mindspore/lite/src/common/ |
| D | file_utils.cc | 41 inline int AccessFile(const std::string &file_path, int access_mode) { in AccessFile() argument
43 return _access(file_path.c_str(), access_mode); in AccessFile()
50 return (can_read && access(file_path.c_str(), access_mode) == 0) ? 0 : -1; in AccessFile()
|
| /third_party/mesa3d/src/intel/tools/ |
| D | i965_asm.h | 68 unsigned access_mode:1; member
|
| D | i965_gram.y | 292 options.access_mode); in i965_asm_set_instruction_options()
546 options->access_mode = BRW_ALIGN_1; in add_instruction_option()
549 options->access_mode = BRW_ALIGN_16; in add_instruction_option()
683 brw_set_default_access_mode(p, $8.access_mode);
740 brw_set_default_access_mode(p, $9.access_mode);
791 brw_set_default_access_mode(p, $9.access_mode);
839 brw_set_default_access_mode(p, $9.access_mode);
886 brw_set_default_access_mode(p, $10.access_mode);
927 brw_set_default_access_mode(p, $4.access_mode);
|
| /third_party/mesa3d/src/intel/compiler/ |
| D | brw_eu.cpp | 147 return p->current->access_mode; in brw_get_default_access_mode()
178 void brw_set_default_access_mode( struct brw_codegen *p, unsigned access_mode ) in brw_set_default_access_mode() argument
180 p->current->access_mode = access_mode; in brw_set_default_access_mode()
|
| D | brw_eu.h | 69 unsigned access_mode:1; member
160 void brw_set_default_access_mode( struct brw_codegen *p, unsigned access_mode );
|
| D | test_eu_validate.cpp | 2826 unsigned access_mode; in TEST_P() member
2839 #define INST(opcode, access_mode, dst_type, \ in TEST_P() argument
2846 BRW_ALIGN_##access_mode, \ in TEST_P()
2896 brw_set_default_access_mode(p, inst[i].access_mode); in TEST_P()
|
| D | brw_eu_emit.c | 620 brw_inst_set_access_mode(devinfo, insn, state->access_mode); in brw_inst_set_state()
629 state->access_mode == BRW_ALIGN_16) { in brw_inst_set_state()
1044 if (p->current->access_mode == BRW_ALIGN_16) { \
1074 if (p->current->access_mode == BRW_ALIGN_16) { \
|
| D | brw_disasm.c | 255 static const char *const access_mode[2] = { variable
2437 err |= control(file, "access mode", access_mode, in brw_disassemble_inst()
|
| D | brw_inst.h | 319 FK(access_mode, /* 4+ */ 8, 8, /* 12+ */ BRW_ALIGN_1)
|
| /third_party/python/Modules/ |
| D | mmapmodule.c | 89 } access_mode; typedef
114 access_mode access;
1171 switch ((access_mode)access) { in new_mmap_object()
1298 m_obj->access = (access_mode)access; in new_mmap_object()
1324 int access = (access_mode)ACCESS_DEFAULT; in new_mmap_object()
1341 switch((access_mode)access) { in new_mmap_object()
1475 m_obj->access = (access_mode)access; in new_mmap_object()
|
| /third_party/mindspore/mindspore/ccsrc/minddata/dataset/engine/cache/perf/ |
| D | cache_perf_run.cc | 510 auto access_mode = S_IRUSR | S_IWUSR; in Run() local
511 int32_t msg_send_qid = msgget(IPC_PRIVATE, IPC_CREAT | IPC_EXCL | access_mode); in Run()
517 int32_t msg_recv_qid = msgget(IPC_PRIVATE, IPC_CREAT | IPC_EXCL | access_mode); in Run()
|