Home
last modified time | relevance | path

Searched refs:base_level_info (Results 1 – 5 of 5) sorted by relevance

/third_party/mesa3d/src/amd/vulkan/
Dradv_image.c721 const struct legacy_surf_level *base_level_info, unsigned plane_id, in si_set_mutable_tex_desc_fields() argument
737 va += (uint64_t)base_level_info->offset_256B * 256; in si_set_mutable_tex_desc_fields()
740 if (chip_class >= GFX9 || base_level_info->mode == RADEON_SURF_MODE_2D) in si_set_mutable_tex_desc_fields()
824 unsigned pitch = base_level_info->nblk_x * block_width; in si_set_mutable_tex_desc_fields()
1846 const struct legacy_surf_level *base_level_info = NULL; in radv_image_view_make_descriptor() local
1849 base_level_info = &plane->surface.u.legacy.zs.stencil_level[iview->base_mip]; in radv_image_view_make_descriptor()
1851 base_level_info = &plane->surface.u.legacy.level[iview->base_mip]; in radv_image_view_make_descriptor()
1857 si_set_mutable_tex_desc_fields(device, image, base_level_info, plane_id, iview->base_mip, in radv_image_view_make_descriptor()
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_descriptors.c288 const struct legacy_surf_level *base_level_info, in si_set_mutable_tex_desc_fields() argument
309 va += (uint64_t)base_level_info->offset_256B * 256; in si_set_mutable_tex_desc_fields()
318 if (sscreen->info.chip_class >= GFX9 || base_level_info->mode == RADEON_SURF_MODE_2D) in si_set_mutable_tex_desc_fields()
327 assert(base_level_info->mode == RADEON_SURF_MODE_2D); in si_set_mutable_tex_desc_fields()
413 unsigned pitch = base_level_info->nblk_x * block_width; in si_set_mutable_tex_desc_fields()
469 si_set_mutable_tex_desc_fields(sctx->screen, tex, sview->base_level_info, sview->base_level, in si_set_sampler_view_desc()
Dsi_state.h482 const struct legacy_surf_level *base_level_info,
Dsi_pipe.h678 const struct legacy_surf_level *base_level_info; member
Dsi_state.c4429 view->base_level_info = &surflevel[base_level]; in si_create_sampler_view_custom()