Home
last modified time | relevance | path

Searched refs:capability_bits (Results 1 – 10 of 10) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/virgl/
Dvirgl_screen.c162 return vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_TEXTURE_BARRIER; in virgl_get_param()
169 return (vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_FBO_MIXED_COLOR_FORMATS) || in virgl_get_param()
180 return vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_COMPUTE_SHADER; in virgl_get_param()
244 return ((vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_TRANSFORM_FEEDBACK3) || in virgl_get_param()
258 (vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_FAKE_FP64); in virgl_get_param()
262 return vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_TEXTURE_VIEW; in virgl_get_param()
266 return vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_COPY_IMAGE; in virgl_get_param()
268 return vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_TXQS; in virgl_get_param()
270 return vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_FB_NO_ATTACH; in virgl_get_param()
272 return vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_ROBUST_BUFFER_ACCESS; in virgl_get_param()
[all …]
Dvirgl_tgsi.c119 transform.has_precise = vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_TGSI_PRECISE; in virgl_tgsi_transform()
121 vscreen->caps.caps.v2.capability_bits & VIRGL_CAP_FAKE_FP64; in virgl_tgsi_transform()
Dvirgl_resource.h152 if (vs->caps.caps.v2.capability_bits & VIRGL_CAP_BIND_COMMAND_ARGS) in pipe_to_virgl_bind()
Dvirgl_context.c1073 if (!(rs->caps.caps.v2.capability_bits & VIRGL_CAP_TEXTURE_BARRIER) && in virgl_texture_barrier()
1155 if (!(rs->caps.caps.v2.capability_bits & VIRGL_CAP_SET_MIN_SAMPLES)) in virgl_set_min_samples()
1359 if (!(rs->caps.caps.v2.capability_bits & VIRGL_CAP_MEMORY_BARRIER)) in virgl_memory_barrier()
1648 (rs->caps.caps.v2.capability_bits & VIRGL_CAP_TRANSFER)); in virgl_context_create()
1663 if ((rs->caps.caps.v2.capability_bits & VIRGL_CAP_COPY_TRANSFER) && in virgl_context_create()
1674 if (rs->caps.caps.v2.capability_bits & VIRGL_CAP_GUEST_MAY_INIT_LOG) { in virgl_context_create()
1680 if (rs->caps.caps.v2.capability_bits & VIRGL_CAP_APP_TWEAK_SUPPORT) in virgl_context_create()
Dvirgl_winsys.h168 caps->caps.v2.capability_bits = 0; in virgl_ws_fill_new_caps_defaults()
Dvirgl_transfer_queue.c275 if ((vs->caps.caps.v2.capability_bits & VIRGL_CAP_TRANSFER) && in virgl_transfer_queue_init()
Dvirgl_resource.c517 if ((vs->caps.caps.v2.capability_bits & VIRGL_CAP_APP_TWEAK_SUPPORT) && in virgl_resource_create()
Dvirgl_encode.c665 if (rs->caps.caps.v2.capability_bits & VIRGL_CAP_FB_NO_ATTACH) { in virgl_encoder_set_framebuffer_state()
977 if (rs->caps.caps.v2.capability_bits & VIRGL_CAP_TEXTURE_VIEW) in virgl_encode_sampler_view()
/third_party/mesa3d/src/virtio/virtio-gpu/
Dvirgl_hw.h574 uint32_t capability_bits; member
/third_party/mesa3d/docs/relnotes/
D20.2.0.rst1622 - virgl: Reserved last caps of capability_bits