Home
last modified time | relevance | path

Searched refs:db_depth_base (Results 1 – 5 of 5) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_state.c2563 surf->db_depth_base = tex->buffer.gpu_address >> 8; in si_init_depth_surface()
2604 surf->db_depth_base = in si_init_depth_surface()
3310 radeon_emit(zb->db_depth_base); /* DB_Z_READ_BASE */ in si_emit_framebuffer_state()
3312 radeon_emit(zb->db_depth_base); /* DB_Z_WRITE_BASE */ in si_emit_framebuffer_state()
3316 radeon_emit(zb->db_depth_base >> 32); /* DB_Z_READ_BASE_HI */ in si_emit_framebuffer_state()
3318 radeon_emit(zb->db_depth_base >> 32); /* DB_Z_WRITE_BASE_HI */ in si_emit_framebuffer_state()
3331 radeon_emit(zb->db_depth_base); /* DB_Z_READ_BASE */ in si_emit_framebuffer_state()
3332 radeon_emit(S_028044_BASE_HI(zb->db_depth_base >> 32)); /* DB_Z_READ_BASE_HI */ in si_emit_framebuffer_state()
3335 radeon_emit(zb->db_depth_base); /* DB_Z_WRITE_BASE */ in si_emit_framebuffer_state()
3336 radeon_emit(S_028054_BASE_HI(zb->db_depth_base >> 32)); /* DB_Z_WRITE_BASE_HI */ in si_emit_framebuffer_state()
[all …]
Dsi_pipe.h437 uint64_t db_depth_base; /* DB_Z_READ/WRITE_BASE */ member
/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_pipe_common.h274 uint64_t db_depth_base; /* DB_Z_READ/WRITE_BASE (EG and later) or DB_DEPTH_BASE (r600) */ member
Dr600_state.c1070 surf->db_depth_base = offset >> 8; in r600_init_depth_surface()
1464 radeon_emit(cs, surf->db_depth_base); /* R_02800C_DB_DEPTH_BASE */ in r600_emit_framebuffer_state()
Devergreen_state.c1405 surf->db_depth_base = offset; in evergreen_init_depth_surface()
1938 radeon_emit(cs, zb->db_depth_base); /* R_028048_DB_Z_READ_BASE */ in evergreen_emit_framebuffer_state()
1940 radeon_emit(cs, zb->db_depth_base); /* R_028050_DB_Z_WRITE_BASE */ in evergreen_emit_framebuffer_state()