Home
last modified time | relevance | path

Searched refs:emit_raw_pipe_control (Results 1 – 9 of 9) sorted by relevance

/third_party/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_pipe_control.c59 brw->vtbl.emit_raw_pipe_control(brw, flags, NULL, 0, 0); in brw_emit_pipe_control_flush()
75 brw->vtbl.emit_raw_pipe_control(brw, flags, bo, offset, imm); in brw_emit_pipe_control_write()
171 brw->vtbl.emit_raw_pipe_control(brw, in gfx7_emit_isp_disable()
175 brw->vtbl.emit_raw_pipe_control(brw, in gfx7_emit_isp_disable()
401 brw->vtbl.emit_raw_pipe_control = gfx11_emit_raw_pipe_control; in brw_init_pipe_control()
404 brw->vtbl.emit_raw_pipe_control = gfx9_emit_raw_pipe_control; in brw_init_pipe_control()
407 brw->vtbl.emit_raw_pipe_control = gfx8_emit_raw_pipe_control; in brw_init_pipe_control()
410 brw->vtbl.emit_raw_pipe_control = in brw_init_pipe_control()
415 brw->vtbl.emit_raw_pipe_control = gfx6_emit_raw_pipe_control; in brw_init_pipe_control()
418 brw->vtbl.emit_raw_pipe_control = gfx5_emit_raw_pipe_control; in brw_init_pipe_control()
[all …]
DgenX_pipe_control.c83 genX(emit_raw_pipe_control)(struct brw_context *brw, uint32_t flags, in genX() argument
119 genX(emit_raw_pipe_control)(brw, 0, NULL, 0, 0); in genX()
132 genX(emit_raw_pipe_control)(brw, PIPE_CONTROL_CS_STALL, NULL, 0, 0); in genX()
Dbrw_context.h710 void (*emit_raw_pipe_control)(struct brw_context *brw, uint32_t flags, member
/third_party/mesa3d/src/gallium/drivers/crocus/
Dcrocus_pipe_control.c83 batch->screen->vtbl.emit_raw_pipe_control(batch, reason, flags, NULL, 0, 0); in crocus_emit_pipe_control_flush()
100 batch->screen->vtbl.emit_raw_pipe_control(batch, reason, flags, bo, offset, imm); in crocus_emit_pipe_control_write()
Dcrocus_screen.h108 void (*emit_raw_pipe_control)(struct crocus_batch *batch, member
Dcrocus_state.c9187 screen->vtbl.emit_raw_pipe_control = crocus_emit_raw_pipe_control;
/third_party/mesa3d/src/gallium/drivers/iris/
Diris_pipe_control.c80 batch->screen->vtbl.emit_raw_pipe_control(batch, reason, flags, NULL, 0, 0); in iris_emit_pipe_control_flush()
97 batch->screen->vtbl.emit_raw_pipe_control(batch, reason, flags, bo, offset, imm); in iris_emit_pipe_control_write()
Diris_screen.h103 void (*emit_raw_pipe_control)(struct iris_batch *batch, member
Diris_state.c8093 screen->vtbl.emit_raw_pipe_control = iris_emit_raw_pipe_control; in genX()