Home
last modified time | relevance | path

Searched refs:getChipset (Results 1 – 9 of 9) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/nouveau/codegen/
Dnv50_ir_lowering_nvc0.cpp131 int chip = prog->getTarget()->getChipset(); in handleRCPRSQ()
186 if (prog->getTarget()->getChipset() >= NVISA_GK104_CHIPSET && in handleTEXLOD()
190 if (prog->getTarget()->getChipset() < NVISA_GK104_CHIPSET && in handleTEXLOD()
219 if (prog->getTarget()->getChipset() < NVISA_GK20A_CHIPSET) { in handleShift()
379 needTexBar(prog->getTarget()->getChipset() >= 0xe0 && in NVC0LegalizePostRA()
380 prog->getTarget()->getChipset() < 0x110) in NVC0LegalizePostRA()
697 rZero->reg.data.id = (prog->getTarget()->getChipset() >= NVISA_GK20A_CHIPSET) ? 255 : 63; in visit()
902 if (prog->getTarget()->getChipset() >= NVISA_GV100_CHIPSET) in visit()
936 const int chipset = prog->getTarget()->getChipset(); in handleTEX()
1212 if (targ->getChipset() < NVISA_GK104_CHIPSET) in handleManualTXD()
[all …]
Dnv50_ir_target_nvc0.cpp310 const bool kepler = getChipset() >= NVISA_GK104_CHIPSET; in getSVAddress()
460 if (getChipset() >= NVISA_GM107_CHIPSET) in isAccessSupported()
463 if (getChipset() >= NVISA_GK104_CHIPSET) // wrong encoding ? in isAccessSupported()
681 if (getChipset() >= 0xe4) { in canDualIssue()
Dnv50_ir_emit_nvc0.cpp824 assert(targ->getChipset() >= NVISA_GK104_CHIPSET); in emitMADSP()
1881 if (targ->getChipset() >= NVISA_GK104_CHIPSET) in emitSTORE()
1897 if (targ->getChipset() >= NVISA_GK104_CHIPSET) { in emitSTORE()
1930 if (targ->getChipset() >= NVISA_GK104_CHIPSET) in emitLOAD()
1973 if (targ->getChipset() >= NVISA_GK104_CHIPSET) in emitLOAD()
2398 assert(targ->getChipset() < NVISA_GK104_CHIPSET); in emitSUAddr()
2411 assert(targ->getChipset() < NVISA_GK104_CHIPSET); in emitSUDim()
2426 assert(targ->getChipset() < NVISA_GK104_CHIPSET); in emitSULEA()
2449 assert(targ->getChipset() < NVISA_GK104_CHIPSET); in emitSULDB()
2467 assert(targ->getChipset() < NVISA_GK104_CHIPSET); in emitSUSTx()
[all …]
Dnv50_ir_target.h169 inline uint32_t getChipset() const { return chipset; } in getChipset() function
Dnv50_ir_ra.cpp135 : restrictedGPR16Range(targ->getChipset() < 0xc0) in RegisterSet()
1023 switch (func->getProgram()->getTarget()->getChipset() & ~0xf) { in coalesce()
1549 if (prog->getTarget()->getChipset() < 0xc0) { in allocateRegisters()
2352 if (targ->getChipset() < NVISA_GV100_CHIPSET) { in texConstraintGM107()
2533 switch (targ->getChipset() & ~0xf) { in visit()
2573 if (i->op == OP_LOAD && i->fixed && targ->getChipset() < 0xc0) { in visit()
2587 targ->getChipset() < 0xc0) { in visit()
Dnv50_ir_target.cpp390 if ((dbgFlags & NV50_IR_DEBUG_BASIC) && getTarget()->getChipset() < 0xc0) in emitBinary()
Dnv50_ir_lowering_nv50.cpp328 if (i->op == OP_PRERET && prog->getTarget()->getChipset() < 0xa0) { in visit()
1484 if (prog->getTarget()->getChipset() >= 0xa0) { in handleSharedATOM()
1552 if (prog->getTarget()->getChipset() >= 0xa0) { in handleSharedATOM()
Dnv50_ir_peephole.cpp2863 if (prog->getTarget()->getChipset() >= NVISA_GM107_CHIPSET && in combineSt()
3659 if (prog->getTarget()->getChipset() < 0xc0) in visit()
3958 if (targ->getChipset() >= NVISA_GF100_CHIPSET || in visit()
Dnv50_ir_emit_nv50.cpp636 if (targ->getChipset() >= 0x84) { in emitLOAD()