Home
last modified time | relevance | path

Searched refs:gtt (Results 1 – 12 of 12) sorted by relevance

/third_party/mesa3d/src/intel/tools/
Derror2aub.c145 } gtt; member
168 enum address_space gtt, in find_or_create() argument
174 bo_entry->gtt == gtt && in find_or_create()
182 new_bo->gtt = gtt; in find_or_create()
395 enum address_space gtt; in main() member
412 b->gtt, in main()
450 if (bo_entry->gtt == PPGTT) { in main()
458 if (bo_entry->gtt == PPGTT) { in main()
508 if (bo_entry->gtt == PPGTT) { in main()
Daubinator_viewer.cpp476 uint8_t *gtt = (uint8_t *) window->gtt_bo.map + window->gtt_offset + off; in write_edit_window() local
479 *gtt = *aub = d; in write_edit_window()
/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_cs.h46 uint64_t vram, uint64_t gtt) in radeon_cs_memory_below_limit() argument
49 gtt += (uint64_t)cs->used_gart_kb * 1024; in radeon_cs_memory_below_limit()
53 gtt += vram - screen->info.vram_size; in radeon_cs_memory_below_limit()
56 return gtt < screen->info.gart_size * 0.7; in radeon_cs_memory_below_limit()
110 rctx->gtt + rbo->gart_usage)) in radeon_add_to_buffer_list_check_mem()
Dr600_hw_context.c41 ctx->b.vram, ctx->b.gtt)) { in r600_need_cs_space()
42 ctx->b.gtt = 0; in r600_need_cs_space()
48 ctx->b.gtt = 0; in r600_need_cs_space()
344 ctx->b.gtt = 0; in r600_begin_new_cs()
Dr600_pipe_common.c232 uint64_t gtt = (uint64_t)ctx->dma.cs.used_gart_kb * 1024; in r600_need_dma_space() local
236 gtt += dst->gart_usage; in r600_need_dma_space()
240 gtt += src->gart_usage; in r600_need_dma_space()
268 !radeon_cs_memory_below_limit(ctx->screen, &ctx->dma.cs, vram, gtt)) { in r600_need_dma_space()
Dr600_pipe_common.h521 uint64_t gtt; member
845 rctx->gtt += res->gart_usage; in r600_context_add_resource_size()
Dr600_state_common.c1261 rctx->b.gtt += input->buffer_size; in r600_set_constant_buffer()
/third_party/mesa3d/src/amd/common/
Dac_gpu_info.c71 struct drm_amdgpu_heap_info gtt; member
498 info->gart_size = meminfo.gtt.total_heap_size; in ac_query_gpu_info()
507 struct amdgpu_heap_info vram, vram_vis, gtt; in ac_query_gpu_info() local
522 r = amdgpu_query_heap_info(dev, AMDGPU_GEM_DOMAIN_GTT, 0, &gtt); in ac_query_gpu_info()
528 info->gart_size = gtt.heap_size; in ac_query_gpu_info()
/third_party/libdrm/include/drm/
Damdgpu_drm.h907 struct drm_amdgpu_heap_info gtt; member
/third_party/mesa3d/include/drm-uapi/
Damdgpu_drm.h947 struct drm_amdgpu_heap_info gtt; member
/third_party/mesa3d/docs/relnotes/
D19.1.0.rst2662 - iris: dump gtt offset in dump_validation_list
D21.3.0.rst2614 - radeonsi: simplify memory usage checking by merging vram and gtt counters