| /third_party/mesa3d/src/freedreno/ir3/ |
| D | ir3_legalize.c | 97 bool mergedregs = ctx->so->mergedregs; in legalize_block() local
156 regmask_init(&state->needs_ss_war, mergedregs); in legalize_block()
157 regmask_init(&state->needs_ss, mergedregs); in legalize_block()
158 regmask_init(&state->needs_sy, mergedregs); in legalize_block()
163 regmask_init(&state->needs_ss_war, mergedregs); in legalize_block()
164 regmask_init(&state->needs_ss, mergedregs); in legalize_block()
189 regmask_init(&state->needs_ss_war, mergedregs); in legalize_block()
190 regmask_init(&state->needs_ss, mergedregs); in legalize_block()
195 regmask_init(&state->needs_sy, mergedregs); in legalize_block()
211 regmask_init(&state->needs_ss_war, mergedregs); in legalize_block()
[all …]
|
| D | ir3_delay.c | 213 unsigned consumer_n, bool soft, bool mergedregs) in delay_calc_srcn_postra() argument
223 if ((!mergedregs || is_reg_special(src) || is_reg_special(dst)) && in delay_calc_srcn_postra()
308 bool soft, bool pred, bool mergedregs) in delay_calc_postra() argument
337 assigner, consumer, dst_n, src_n, soft, mergedregs); in delay_calc_postra()
369 soft, pred, mergedregs); in delay_calc_postra()
392 bool soft, bool mergedregs) in ir3_delay_calc_postra() argument
394 return delay_calc_postra(block, NULL, instr, 0, soft, false, mergedregs); in ir3_delay_calc_postra()
403 bool mergedregs) in ir3_delay_calc_exact() argument
405 return delay_calc_postra(block, NULL, instr, 0, false, true, mergedregs); in ir3_delay_calc_exact()
|
| D | ir3_postsched.c | 219 ir3_delay_calc_postra(ctx->block, n->instr, false, ctx->v->mergedregs); in choose_instr()
239 ir3_delay_calc_postra(ctx->block, n->instr, false, ctx->v->mergedregs); in choose_instr()
270 ctx->v->mergedregs); in choose_instr()
292 ir3_delay_calc_postra(ctx->block, n->instr, true, ctx->v->mergedregs); in choose_instr()
312 ir3_delay_calc_postra(ctx->block, n->instr, false, ctx->v->mergedregs); in choose_instr()
496 .merged = ctx->v->mergedregs, in calculate_forward_deps()
510 .merged = ctx->v->mergedregs, in calculate_reverse_deps()
681 ir3_delay_calc_postra(ctx->block, instr, false, ctx->v->mergedregs); in sched_block()
|
| D | ir3.h | 1626 bool mergedregs);
1628 struct ir3_instruction *instr, bool mergedregs);
2218 bool mergedregs; member
2225 if (regmask->mergedregs) { in __regmask_get()
2253 if (regmask->mergedregs) { in __regmask_set()
2278 if (regmask->mergedregs) { in __regmask_clear()
2301 regmask_init(regmask_t *regmask, bool mergedregs) in regmask_init() argument
2304 regmask->mergedregs = mergedregs; in regmask_init()
2310 assert(dst->mergedregs == a->mergedregs); in regmask_or()
2311 assert(dst->mergedregs == b->mergedregs); in regmask_or()
|
| D | ir3_shader.c | 84 if (!v->mergedregs) { in fixup_regfootprint()
101 if (!v->mergedregs) { in fixup_regfootprint()
115 if (!v->mergedregs) { in fixup_regfootprint()
335 v->mergedregs = shader->compiler->gen >= 6; in alloc_variant()
|
| D | ir3_ra.c | 2118 add_pressure(&cur_pressure, input->dsts[0], v->mergedregs); in calc_min_limit_pressure()
2135 if (!(dst->flags & IR3_REG_HALF) || v->mergedregs) in calc_min_limit_pressure()
2169 add_pressure(&cur_pressure, dst, v->mergedregs); in calc_min_limit_pressure()
2183 add_pressure(&cur_pressure, interval->reg, v->mergedregs); in calc_min_limit_pressure()
2197 add_pressure(&cur_pressure, dst, v->mergedregs); in calc_min_limit_pressure()
2220 ctx->merged_regs = v->mergedregs; in ir3_ra()
2276 if (!v->mergedregs) in ir3_ra()
|
| D | ir3_shader.h | 661 bool mergedregs; member
|
| D | ir3_ra_validate.c | 556 ctx->merged_regs = v->mergedregs; in ir3_ra_validate()
|
| D | ir3_lower_parallelcopy.c | 487 if (v->mergedregs) { in handle_copies()
|
| D | ir3.c | 101 if (v->mergedregs) { in collect_reg_info()
|
| D | ir3_spill.c | 458 ctx->merged_regs = v->mergedregs; in spill_ctx_init()
|
| /third_party/mesa3d/src/freedreno/computerator/ |
| D | ir3_asm.c | 38 v->mergedregs = true; in ir3_asm_assemble()
|
| D | a6xx.c | 155 COND(v->mergedregs, A6XX_SP_CS_CTRL_REG0_MERGEDREGS) | in cs_program_emit()
|
| /third_party/mesa3d/src/gallium/drivers/freedreno/a6xx/ |
| D | fd6_program.c | 525 COND(vs->mergedregs, A6XX_SP_VS_CTRL_REG0_MERGEDREGS) | in setup_stateobj()
646 assert(vs->mergedregs == hs->mergedregs); in setup_stateobj()
663 COND(ds->mergedregs, A6XX_SP_DS_CTRL_REG0_MERGEDREGS) | in setup_stateobj()
821 COND(fs->mergedregs, A6XX_SP_FS_CTRL_REG0_MERGEDREGS) | in setup_stateobj()
914 assert(gs->mergedregs == (ds ? ds->mergedregs : vs->mergedregs)); in setup_stateobj()
|
| D | fd6_compute.c | 70 COND(v->mergedregs, A6XX_SP_CS_CTRL_REG0_MERGEDREGS) | in cs_program_emit()
|
| /third_party/mesa3d/docs/relnotes/ |
| D | 20.2.3.rst | 76 - freedreno/cffdec: When .mergedregs is set, don't count half regs.
|
| D | 20.2.0.rst | 4106 - freedreno/ir3: make mergedregs a property of the variant
|
| D | 20.3.0.rst | 1453 - freedreno/cffdec: When .mergedregs is set, don't count half regs.
|
| /third_party/mesa3d/src/freedreno/vulkan/ |
| D | tu_pipeline.c | 474 .mergedregs = xs->mergedregs, in tu6_emit_xs()
489 .mergedregs = xs->mergedregs, in tu6_emit_xs()
504 .mergedregs = xs->mergedregs, in tu6_emit_xs()
518 .mergedregs = xs->mergedregs, in tu6_emit_xs()
|