Home
last modified time | relevance | path

Searched refs:misaligned (Results 1 – 25 of 62) sorted by relevance

123

/third_party/ffmpeg/libswresample/
Daudioconvert.c196 unsigned misaligned = 0; in swri_audio_convert() local
205 misaligned |= m & ctx->in_simd_align_mask; in swri_audio_convert()
212 misaligned |= m & ctx->out_simd_align_mask; in swri_audio_convert()
217 if(ctx->simd_f && !ctx->ch_map && !misaligned){ in swri_audio_convert()
/third_party/e2fsprogs/tests/f_holedir4/
Dname1 bigalloc directory with hole and misaligned extent after hole
/third_party/flatbuffers/tests/prototest/
Dtest_include.golden11 /// Enum 2nd value doc comment misaligned.
Dtest_union_include.golden11 /// Enum 2nd value doc comment misaligned.
Dtest.golden9 /// Enum 2nd value doc comment misaligned.
Dtest_union.golden9 /// Enum 2nd value doc comment misaligned.
Dtest_suffix.golden9 /// Enum 2nd value doc comment misaligned.
Dtest_union_suffix.golden9 /// Enum 2nd value doc comment misaligned.
Dtest.proto13 /// Enum 2nd value doc comment misaligned.
/third_party/typescript/tests/baselines/reference/
DgenericRestParameters3.symbols70 f4 = f1; // Error, misaligned complex rest types
82 f1 = f4; // Error, misaligned complex rest types
DgenericRestParameters3.types96 f4 = f1; // Error, misaligned complex rest types
111 f1 = f4; // Error, misaligned complex rest types
DgenericRestParameters3.errors.txt69 f4 = f1; // Error, misaligned complex rest types
86 f1 = f4; // Error, misaligned complex rest types
/third_party/mesa3d/docs/relnotes/
D8.0.5.rst239 - i965/Gen6: Work around GPU hangs due to misaligned depth coordinate
241 - i965/Gen7: Work around GPU hangs due to misaligned depth coordinate
/third_party/skia/third_party/externals/icu/source/config/
Dmh-hpux-acc28 # 4232 conversion to a more strictly aligned type may cause misaligned access.
/third_party/icu/icu4c/source/config/
Dmh-hpux-acc28 # 4232 conversion to a more strictly aligned type may cause misaligned access.
/third_party/flutter/skia/third_party/externals/icu/source/config/
Dmh-hpux-acc28 # 4232 conversion to a more strictly aligned type may cause misaligned access.
/third_party/skia/third_party/externals/opengl-registry/extensions/IBM/
DIBM_cull_vertex.txt88 coordinates to be misaligned with the z axis in eye coordinates, this
/third_party/openGLES/extensions/IBM/
DIBM_cull_vertex.txt88 coordinates to be misaligned with the z axis in eye coordinates, this
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPU.td151 def FeatureLdsMisalignedBug : SubtargetFeature<"lds-misaligned-bug",
154 "Some GFX10 bug with misaligned multi-dword LDS access in WGP mode"
/third_party/skia/third_party/externals/libpng/
DREADME52 on big-endian processors that support misaligned data access, faster
/third_party/libpng/
DREADME52 on big-endian processors that support misaligned data access, faster
/third_party/flutter/skia/third_party/externals/libpng/
DREADME52 on big-endian processors that support misaligned data access, faster
/third_party/musl/
DWHATSNEW141 fixed misaligned read/overread bug in strchr which could lead to
144 misaligned reads.
909 - misaligned memory accesses in mbsrtowcs
960 - misaligned stack when calling ctors/dtors (crashing on x86_64)
1411 - on or1k, some syscalls with 64-bit arguments were broken (misaligned)
1492 - misaligned memory accesses in static binaries with low-alignment TLS blocks
1678 - possibly misaligned pointer globals on arm (from an asm source file)
1719 - gethostbyname[2][_r] produced ip addresses in misaligned buffers
/third_party/mesa3d/src/amd/compiler/
DREADME-ISA.md239 When there is a misaligned multi-dword FLAT load/store instruction in WGP mode,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64.td177 def FeatureSlowMisaligned128Store : SubtargetFeature<"slow-misaligned-128store",

123