/third_party/mesa3d/src/intel/tools/tests/gen9/ |
D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 8 const MsgDesc: (0, 3, 0, 0) mlen 1 rlen 2 { align1 WE_all 1H }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 12 … thread_spawner MsgDesc: mlen 1 rlen 0 { align1 WE_all 1H EOT }; 14 … sampler MsgDesc: ld_lz SIMD8 Surface = 1 Sampler = 0 mlen 3 rlen 4 { align1 1Q }; 16 … sampler MsgDesc: ld_lz SIMD16 Surface = 1 Sampler = 0 mlen 6 rlen 8 { align1 1H }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 20 urb MsgDesc: 1 SIMD8 write per-slot mlen 10 rlen 0 { align1 1Q }; [all …]
|
D | sendc.asm | 2 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT }; 4 … render MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 8 rlen 0 { align1 1H EOT }; 6 … render MsgDesc: RT write SIMD16/RepData LastRT Surface = 0 mlen 1 rlen 0 { align1 1H EOT }; 8 … sampler MsgDesc: ld_lz SIMD8 Surface = 1 Sampler = 0 mlen 4 rlen 0 { align1 1Q EOT }; 10 … sampler MsgDesc: ld_lz SIMD16 Surface = 1 Sampler = 0 mlen 7 rlen 0 { align1 1H EOT }; 12 … sampler MsgDesc: sample SIMD8 Surface = 1 Sampler = 0 mlen 3 rlen 0 { align1 1Q EOT }; 14 … sampler MsgDesc: sample SIMD16 Surface = 1 Sampler = 0 mlen 5 rlen 0 { align1 1H EOT }; 16 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT }; 18 … sampler MsgDesc: ld2dms SIMD8 Surface = 1 Sampler = 0 mlen 6 rlen 0 { align1 1Q EOT }; 20 … sampler MsgDesc: ld2dms SIMD16 Surface = 1 Sampler = 0 mlen 11 rlen 0 { align1 1H EOT }; [all …]
|
D | sends.asm | 2 …ata 1 MsgDesc: ( DC typed surface write, Surface = 1, SIMD16, Mask = 0x0) mlen 2 ex_mlen 4 rlen 0 … 4 …data 1 MsgDesc: ( DC typed surface write, Surface = 1, SIMD8, Mask = 0x0) mlen 2 ex_mlen 4 rlen 0 … 6 …ata 1 MsgDesc: ( DC typed surface write, Surface = 1, SIMD16, Mask = 0x0) mlen 2 ex_mlen 4 rlen 0 … 8 …dp data 1 MsgDesc: ( DC untyped atomic op, Surface = 1, SIMD8, or) mlen 1 ex_mlen 1 rlen 1 { align… 10 …dp data 1 MsgDesc: ( DC untyped atomic op, Surface = 1, SIMD16, or) mlen 2 ex_mlen 2 rlen 2 { alig… 12 …1 MsgDesc: ( DC untyped surface write, Surface = 254, SIMD16, Mask = 0xe) mlen 2 ex_mlen 2 rlen 0 … 14 …dp data 1 MsgDesc: ( DC untyped atomic op, Surface = 254, SIMD16, add) mlen 2 ex_mlen 2 rlen 0 { a… 16 …ata 1 MsgDesc: ( DC typed surface write, Surface = 2, SIMD16, Mask = 0x0) mlen 2 ex_mlen 4 rlen 0 … 18 …data 1 MsgDesc: ( DC typed surface write, Surface = 2, SIMD8, Mask = 0x0) mlen 2 ex_mlen 4 rlen 0 … 20 …ta 1 MsgDesc: ( DC untyped surface write, Surface = 1, SIMD8, Mask = 0x0) mlen 1 ex_mlen 4 rlen 0 … [all …]
|
/third_party/mesa3d/src/intel/tools/tests/gen4.5/ |
D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 4 … write MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 10 rlen 0 { align1 EOT }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 8 … urb MsgDesc: 0 urb_write interleave used complete mlen 5 rlen 0 { align16 EOT }; 10 … urb MsgDesc: 0 urb_write interleave used complete mlen 4 rlen 0 { align16 EOT }; 12 … write MsgDesc: OWord dual block write MsgCtrl = 0x0 Surface = 255 mlen 3 rlen 1 { align16 }; 14 … read MsgDesc: OWord Dual Block Read MsgCtrl = 0x0 Surface = 255 mlen 2 rlen 1 { align16 }; 16 … urb MsgDesc: 0 urb_write interleave used complete mlen 8 rlen 0 { align16 EOT }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; [all …]
|
/third_party/mesa3d/src/intel/tools/tests/gen4/ |
D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 }; 4 math MsgDesc: inv mlen 1 rlen 1 { align1 sechalf }; 6 … write MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 10 rlen 0 { align1 EOT }; 8 … urb MsgDesc: 0 urb_write interleave used complete mlen 5 rlen 0 { align16 EOT }; 10 … urb MsgDesc: 0 urb_write interleave used complete mlen 4 rlen 0 { align16 EOT }; 12 … write MsgDesc: OWord dual block write MsgCtrl = 0x0 Surface = 255 mlen 3 rlen 1 { align16 }; 14 … read MsgDesc: OWord Dual Block Read MsgCtrl = 0x0 Surface = 255 mlen 2 rlen 1 { align16 }; 16 … urb MsgDesc: 0 urb_write interleave used complete mlen 8 rlen 0 { align16 EOT }; 18 sampler MsgDesc: (1, 0, 0, F) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, F) mlen 5 rlen 8 { align1 }; [all …]
|
/third_party/mesa3d/src/intel/tools/tests/gen7/ |
D | send.asm | 2 … urb MsgDesc: 0 write HWord interleave complete mlen 3 rlen 0 { align16 1Q EOT }; 4 … urb MsgDesc: 0 write HWord interleave complete mlen 5 rlen 0 { align16 1Q EOT }; 6 … sampler MsgDesc: ld SIMD8 Surface = 1 Sampler = 0 mlen 4 rlen 4 { align1 1Q }; 8 … sampler MsgDesc: ld SIMD16 Surface = 1 Sampler = 0 mlen 8 rlen 8 { align1 1H }; 10 … urb MsgDesc: 2 read OWord per-slot interleave mlen 1 rlen 1 { align16 1Q }; 12 … urb MsgDesc: 3 write OWord per-slot interleave mlen 2 rlen 0 { align16 1Q }; 14 … urb MsgDesc: 2 write OWord per-slot interleave mlen 2 rlen 0 { align16 1Q }; 16 … urb MsgDesc: 1 write OWord per-slot interleave mlen 2 rlen 0 { align16 1Q }; 18 … urb MsgDesc: 0 write OWord per-slot interleave mlen 2 rlen 0 { align16 1Q }; 20 … urb MsgDesc: 1 read OWord per-slot interleave mlen 1 rlen 1 { align16 1Q }; [all …]
|
D | sendc.asm | 2 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT }; 4 … render MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 8 rlen 0 { align1 1H EOT }; 6 … render MsgDesc: RT write SIMD16/RepData LastRT Surface = 0 mlen 1 rlen 0 { align1 1H EOT }; 8 … render MsgDesc: RT write SIMD8 LastRT Surface = 1 mlen 6 rlen 0 { align1 1Q EOT }; 10 … render MsgDesc: RT write SIMD16 LastRT Surface = 1 mlen 10 rlen 0 { align1 1H EOT }; 12 render MsgDesc: RT write SIMD8 Surface = 1 mlen 7 rlen 0 { align1 1Q }; 14 … render MsgDesc: RT write SIMD8 LastRT Surface = 2 mlen 7 rlen 0 { align1 1Q EOT }; 16 … render MsgDesc: RT write SIMD16 Surface = 1 mlen 12 rlen 0 { align1 1H }; 18 … render MsgDesc: RT write SIMD16 LastRT Surface = 2 mlen 12 rlen 0 { align1 1H EOT }; 20 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 5 rlen 0 { align1 1Q EOT }; [all …]
|
/third_party/mesa3d/src/intel/tools/tests/gen6/ |
D | send.asm | 2 … urb MsgDesc: 0 urb_write interleave used complete mlen 3 rlen 0 { align16 1Q EOT }; 4 … urb MsgDesc: 0 urb_write interleave used complete mlen 5 rlen 0 { align16 1Q EOT }; 6 … sampler MsgDesc: ld SIMD8 Surface = 1 Sampler = 0 mlen 4 rlen 4 { align1 1Q }; 8 … sampler MsgDesc: ld SIMD16 Surface = 1 Sampler = 0 mlen 8 rlen 8 { align1 1H }; 10 … render MsgDesc: OWORD dual block write MsgCtrl = 0x0 Surface = 255 mlen 3 rlen 0 { align16 1Q }; 12 … render MsgDesc: OWORD dual block read MsgCtrl = 0x0 Surface = 255 mlen 2 rlen 1 { align16 1Q }; 14 … urb MsgDesc: 0 urb_write interleave used complete mlen 7 rlen 0 { align16 1Q EOT }; 16 … sampler MsgDesc: sample_d SIMD8 Surface = 1 Sampler = 0 mlen 11 rlen 4 { align1 1Q }; 18 … sampler MsgDesc: sample_d SIMD8 Surface = 1 Sampler = 0 mlen 7 rlen 4 { align1 1Q }; 20 … sampler MsgDesc: sample_l_c SIMD8 Surface = 1 Sampler = 0 mlen 7 rlen 4 { align1 1Q }; [all …]
|
D | sendc.asm | 2 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT }; 4 … render MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 8 rlen 0 { align1 1H EOT }; 6 … render MsgDesc: RT write SIMD16/RepData LastRT Surface = 0 mlen 1 rlen 0 { align1 1H EOT }; 8 … render MsgDesc: RT write SIMD8 LastRT Surface = 1 mlen 6 rlen 0 { align1 1Q EOT }; 10 … render MsgDesc: RT write SIMD16 LastRT Surface = 1 mlen 10 rlen 0 { align1 1H EOT }; 12 render MsgDesc: RT write SIMD8 Surface = 1 mlen 7 rlen 0 { align1 1Q }; 14 … render MsgDesc: RT write SIMD8 LastRT Surface = 2 mlen 7 rlen 0 { align1 1Q EOT }; 16 … render MsgDesc: RT write SIMD16 Surface = 1 mlen 12 rlen 0 { align1 1H }; 18 … render MsgDesc: RT write SIMD16 LastRT Surface = 2 mlen 12 rlen 0 { align1 1H EOT }; 20 render MsgDesc: RT write SIMD8 Surface = 0 mlen 6 rlen 0 { align1 1Q }; [all …]
|
/third_party/mesa3d/src/intel/tools/tests/gen8/ |
D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 8 const MsgDesc: (0, 3, 0, 0) mlen 1 rlen 2 { align1 WE_all 1H }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 12 …ata 1 MsgDesc: ( DC typed surface write, Surface = 1, SIMD16, Mask = 0x0) mlen 7 rlen 0 { align1 1… 14 …data 1 MsgDesc: ( DC typed surface write, Surface = 1, SIMD8, Mask = 0x0) mlen 7 rlen 0 { align1 2… 16 … thread_spawner MsgDesc: mlen 1 rlen 0 { align1 WE_all 1H EOT }; 18 … sampler MsgDesc: ld SIMD8 Surface = 1 Sampler = 0 mlen 4 rlen 4 { align1 1Q }; 20 … sampler MsgDesc: ld SIMD16 Surface = 1 Sampler = 0 mlen 8 rlen 8 { align1 1H }; [all …]
|
D | sendc.asm | 2 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT }; 4 … render MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 8 rlen 0 { align1 1H EOT }; 6 … render MsgDesc: RT write SIMD16/RepData LastRT Surface = 0 mlen 1 rlen 0 { align1 1H EOT }; 8 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT }; 10 … render MsgDesc: RT write SIMD8 LastRT Surface = 1 mlen 6 rlen 0 { align1 1Q EOT }; 12 … render MsgDesc: RT write SIMD16 LastRT Surface = 1 mlen 10 rlen 0 { align1 1H EOT }; 14 render MsgDesc: RT write SIMD8 Surface = 1 mlen 7 rlen 0 { align1 1Q }; 16 … render MsgDesc: RT write SIMD8 LastRT Surface = 2 mlen 7 rlen 0 { align1 1Q EOT }; 18 … render MsgDesc: RT write SIMD16 Surface = 1 mlen 12 rlen 0 { align1 1H }; 20 … render MsgDesc: RT write SIMD16 LastRT Surface = 2 mlen 12 rlen 0 { align1 1H EOT }; [all …]
|
/third_party/mesa3d/src/intel/tools/tests/gen7.5/ |
D | send.asm | 2 … urb MsgDesc: 0 write HWord interleave complete mlen 5 rlen 0 { align16 1Q EOT }; 4 … urb MsgDesc: 0 write HWord interleave complete mlen 3 rlen 0 { align16 1Q EOT }; 6 … sampler MsgDesc: ld SIMD8 Surface = 1 Sampler = 0 mlen 4 rlen 4 { align1 1Q }; 8 … sampler MsgDesc: ld SIMD16 Surface = 1 Sampler = 0 mlen 8 rlen 8 { align1 1H }; 10 … urb MsgDesc: 2 read OWord per-slot interleave mlen 1 rlen 1 { align16 1Q }; 12 … urb MsgDesc: 3 write OWord per-slot interleave mlen 2 rlen 0 { align16 1Q }; 14 … urb MsgDesc: 2 write OWord per-slot interleave mlen 2 rlen 0 { align16 1Q }; 16 … urb MsgDesc: 1 write OWord per-slot interleave mlen 2 rlen 0 { align16 1Q }; 18 … urb MsgDesc: 0 write OWord per-slot interleave mlen 2 rlen 0 { align16 1Q }; 20 … urb MsgDesc: 1 read OWord per-slot interleave mlen 1 rlen 1 { align16 1Q }; [all …]
|
D | sendc.asm | 2 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT }; 4 … render MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 8 rlen 0 { align1 1H EOT }; 6 … render MsgDesc: RT write SIMD16/RepData LastRT Surface = 0 mlen 1 rlen 0 { align1 1H EOT }; 8 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT }; 10 … render MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 8 rlen 0 { align1 1H EOT }; 12 render MsgDesc: RT write SIMD8 Surface = 1 mlen 7 rlen 0 { align1 1Q }; 14 … render MsgDesc: RT write SIMD8 LastRT Surface = 2 mlen 7 rlen 0 { align1 1Q EOT }; 16 … render MsgDesc: RT write SIMD16 Surface = 1 mlen 12 rlen 0 { align1 1H }; 18 … render MsgDesc: RT write SIMD16 LastRT Surface = 2 mlen 12 rlen 0 { align1 1H EOT }; 20 … render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 5 rlen 0 { align1 1Q EOT }; [all …]
|
/third_party/mesa3d/src/intel/tools/tests/gen5/ |
D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 }; 4 … write MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 6 rlen 0 { align1 EOT }; 6 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 8 … write MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 10 rlen 0 { align1 EOT }; 10 … urb MsgDesc: 0 urb_write interleave used complete mlen 5 rlen 0 { align16 EOT }; 12 … sampler MsgDesc: sample SIMD8 Surface = 1 Sampler = 0 mlen 3 rlen 4 { align1 }; 14 … sampler MsgDesc: sample SIMD16 Surface = 1 Sampler = 0 mlen 6 rlen 8 { align1 }; 16 … sampler MsgDesc: sample SIMD8 Surface = 1 Sampler = 0 mlen 2 rlen 4 { align1 }; 18 … sampler MsgDesc: sample SIMD16 Surface = 1 Sampler = 0 mlen 4 rlen 8 { align1 }; 20 … read MsgDesc: OWord Dual Block Read MsgCtrl = 0x0 Surface = 0 mlen 2 rlen 1 { align16 }; [all …]
|
/third_party/libwebsockets/plugins/ssh-base/crypto/ |
D | ed25519.c | 82 const unsigned char *m, size_t mlen, in crypto_sign_ed25519() argument 100 *smlen = mlen+64; in crypto_sign_ed25519() 101 for(i=0;i<mlen;i++) in crypto_sign_ed25519() 106 crypto_hash_sha512(hmg, sm+32, mlen+32); in crypto_sign_ed25519() 118 get_hram(hram, sm, sk + 32, sm, (size_t)mlen + 64); in crypto_sign_ed25519() 173 unsigned char *m,unsigned long long *mlen, in crypto_sign_ed25519_open() argument 185 *mlen = (unsigned long long) -1; in crypto_sign_ed25519_open() 213 *mlen = smlen-64; in crypto_sign_ed25519_open()
|
/third_party/openssl/crypto/rsa/ |
D | rsa_ssl.c | 68 int zero_index = 0, msg_index, mlen = -1, err; in RSA_padding_check_SSLv23() local 141 mlen = num - msg_index; in RSA_padding_check_SSLv23() 146 good &= constant_time_ge(tlen, mlen); in RSA_padding_check_SSLv23() 162 mask = ~constant_time_eq(msg_index & (num - RSA_PKCS1_PADDING_SIZE - mlen), 0); in RSA_padding_check_SSLv23() 167 mask = good & constant_time_lt(i, mlen); in RSA_padding_check_SSLv23() 175 return constant_time_select_int(good, mlen, -1); in RSA_padding_check_SSLv23()
|
D | rsa_pk1.c | 162 int zero_index = 0, msg_index, mlen = -1; in RSA_padding_check_PKCS1_type_2() local 221 mlen = num - msg_index; in RSA_padding_check_PKCS1_type_2() 226 good &= constant_time_ge(tlen, mlen); in RSA_padding_check_PKCS1_type_2() 241 mask = ~constant_time_eq(msg_index & (num - RSA_PKCS1_PADDING_SIZE - mlen), 0); in RSA_padding_check_PKCS1_type_2() 246 mask = good & constant_time_lt(i, mlen); in RSA_padding_check_PKCS1_type_2() 254 return constant_time_select_int(good, mlen, -1); in RSA_padding_check_PKCS1_type_2()
|
D | rsa_oaep.c | 122 int i, dblen = 0, mlen = -1, one_index = 0, msg_index; in RSA_padding_check_PKCS1_OAEP_mgf1() local 229 mlen = dblen - msg_index; in RSA_padding_check_PKCS1_OAEP_mgf1() 234 good &= constant_time_ge(tlen, mlen); in RSA_padding_check_PKCS1_OAEP_mgf1() 249 mask = ~constant_time_eq(msg_index & (dblen - mdlen - 1 - mlen), 0); in RSA_padding_check_PKCS1_OAEP_mgf1() 254 mask = good & constant_time_lt(i, mlen); in RSA_padding_check_PKCS1_OAEP_mgf1() 270 return constant_time_select_int(good, mlen, -1); in RSA_padding_check_PKCS1_OAEP_mgf1()
|
/third_party/openssl/crypto/modes/ |
D | ccm128.c | 41 const unsigned char *nonce, size_t nlen, size_t mlen) in CRYPTO_ccm128_setiv() argument 48 if (sizeof(mlen) == 8 && L >= 3) { in CRYPTO_ccm128_setiv() 49 ctx->nonce.c[8] = (u8)(mlen >> (56 % (sizeof(mlen) * 8))); in CRYPTO_ccm128_setiv() 50 ctx->nonce.c[9] = (u8)(mlen >> (48 % (sizeof(mlen) * 8))); in CRYPTO_ccm128_setiv() 51 ctx->nonce.c[10] = (u8)(mlen >> (40 % (sizeof(mlen) * 8))); in CRYPTO_ccm128_setiv() 52 ctx->nonce.c[11] = (u8)(mlen >> (32 % (sizeof(mlen) * 8))); in CRYPTO_ccm128_setiv() 56 ctx->nonce.c[12] = (u8)(mlen >> 24); in CRYPTO_ccm128_setiv() 57 ctx->nonce.c[13] = (u8)(mlen >> 16); in CRYPTO_ccm128_setiv() 58 ctx->nonce.c[14] = (u8)(mlen >> 8); in CRYPTO_ccm128_setiv() 59 ctx->nonce.c[15] = (u8)mlen; in CRYPTO_ccm128_setiv()
|
/third_party/lz4/lib/ |
D | lz4hc.c | 1255 int mlen; member 1271 LZ4_FORCE_INLINE int LZ4HC_sequencePrice(int litlen, int mlen) in LZ4HC_sequencePrice() argument 1275 assert(mlen >= MINMATCH); in LZ4HC_sequencePrice() 1279 if (mlen >= (int)(ML_MASK+MINMATCH)) in LZ4HC_sequencePrice() 1280 price += 1 + ((mlen-(int)(ML_MASK+MINMATCH)) / 255); in LZ4HC_sequencePrice() 1380 opt[rPos].mlen = 1; in LZ4HC_compress_optimal() 1388 { int mlen = MINMATCH; in LZ4HC_compress_optimal() local 1392 for ( ; mlen <= matchML ; mlen++) { in LZ4HC_compress_optimal() 1393 int const cost = LZ4HC_sequencePrice(llen, mlen); in LZ4HC_compress_optimal() 1394 opt[mlen].mlen = mlen; in LZ4HC_compress_optimal() [all …]
|
/third_party/toybox/toys/posix/ |
D | sed.c | 481 mlen, off, newlen; in sed_line() local 488 mlen = match[0].rm_eo-match[0].rm_so; in sed_line() 489 if (!mlen && !zmatch) { in sed_line() 525 l2l += newlen-mlen; in sed_line() 533 for (off = mlen = 0; new[off]; off++) { in sed_line() 539 if (!(l2[l2used+mlen++] = unescape(new[off]))) in sed_line() 540 l2[l2used+mlen-1] = new[off]; in sed_line() 545 l2[l2used+mlen++] = new[off]; in sed_line() 552 memcpy(l2+l2used+mlen, rline+match[cc].rm_so, ll); in sed_line() 553 mlen += ll; in sed_line() [all …]
|
/third_party/mesa3d/src/intel/compiler/ |
D | brw_fs_generator.cpp | 332 brw_message_desc(devinfo, inst->mlen, rlen, inst->header_size); in generate_send() 412 fire_fb_write(inst, payload, implied_header, inst->mlen); in generate_fb_write() 433 fire_fb_write(inst, offset(payload, 1), implied_header, inst->mlen-1); in generate_fb_write() 436 fire_fb_write(inst, payload, implied_header, inst->mlen); in generate_fb_write() 582 ((fs_inst *)inst->get_next())->mlen > 0) { in generate_mov_indirect() 846 brw_inst_set_mlen(p->devinfo, send, inst->mlen); in generate_urb_read() 873 brw_inst_set_mlen(p->devinfo, insn, inst->mlen); in generate_urb_write() 1074 inst->mlen, in generate_get_buffer_size() 1189 assert(inst->mlen == 6); in generate_tex() 1191 assert(inst->mlen <= 4); in generate_tex() [all …]
|
D | brw_vec4_visitor.cpp | 55 this->mlen = 0; in vec4_instruction() 263 inst->mlen = 2; in SCRATCH_READ() 277 inst->mlen = 3; in SCRATCH_WRITE() 349 math->mlen = src1.file == BAD_FILE ? 1 : 2; in emit_math() 759 pull->mlen = 1; in emit_pull_constant_load_reg() 766 pull->mlen = 1; in emit_pull_constant_load_reg() 800 inst->mlen = 1; in emit_mcs_fetch() 887 inst->mlen = inst->header_size; in emit_texture() 900 inst->mlen++; in emit_texture() 911 inst->mlen++; in emit_texture() [all …]
|
D | gfx6_gs_visitor.cpp | 276 align_interleaved_urb_mlen(unsigned mlen) in align_interleaved_urb_mlen() argument 282 if ((mlen % 2) != 1) in align_interleaved_urb_mlen() 283 mlen++; in align_interleaved_urb_mlen() 284 return mlen; in align_interleaved_urb_mlen() 313 inst->mlen = align_interleaved_urb_mlen(last_mrf - base_mrf); in emit_snb_gs_urb_write_opcode() 480 inst->mlen = 1; in emit_thread_end()
|
/third_party/lwip/src/netif/ppp/ |
D | upap.c | 604 int mlen, ulen, wlen; in upap_printpkt() local 654 mlen = p[0]; in upap_printpkt() 655 if (len < mlen + 1) in upap_printpkt() 658 p += mlen + 1; in upap_printpkt() 659 len -= mlen + 1; in upap_printpkt() 661 ppp_print_string(msg, mlen, printer, arg); in upap_printpkt()
|