/third_party/mesa3d/src/intel/blorp/ |
D | blorp_nir_builder.h | 81 return nir_ieq_imm(b, nir_iand(b, nir_channel(b, mcs, 0), in blorp_nir_mcs_is_clear_color() 86 return nir_ieq_imm(b, nir_channel(b, mcs, 0), 0xff); in blorp_nir_mcs_is_clear_color() 89 return nir_ieq_imm(b, nir_channel(b, mcs, 0), ~0); in blorp_nir_mcs_is_clear_color() 93 return nir_iand(b, nir_ieq_imm(b, nir_channel(b, mcs, 0), ~0), in blorp_nir_mcs_is_clear_color() 94 nir_ieq_imm(b, nir_channel(b, mcs, 1), ~0)); in blorp_nir_mcs_is_clear_color()
|
D | blorp_blit.c | 675 nir_ssa_def *mcs_zero = nir_ieq_imm(b, nir_channel(b, mcs, 0), 0); in blorp_nir_combine_samples() 678 nir_ieq_imm(b, nir_channel(b, mcs, 1), 0)); in blorp_nir_combine_samples() 1460 nir_bcsel(&b, nir_ieq_imm(&b, comp, 0), in brw_blorp_build_nir_shader() 1462 nir_bcsel(&b, nir_ieq_imm(&b, comp, 1), in brw_blorp_build_nir_shader()
|
/third_party/mesa3d/src/compiler/nir/ |
D | nir_opt_idiv_const.c | 70 return nir_b2i(b, nir_ieq_imm(b, n, int_min), n->bit_size); in build_idiv() 110 return nir_bcsel(b, nir_ieq_imm(b, n, int_min), nir_imm_intN_t(b, 0, n->bit_size), n); in build_irem() 133 nir_ssa_def *is_zero = nir_ieq_imm(b, n, 0); in build_imod()
|
D | nir_lower_idiv.c | 111 q = nir_bcsel(bld, nir_ieq_imm(bld, q, 0), in convert_instr() 183 nir_ssa_def *cond = nir_ieq_imm(bld, res, 0); in emit_idiv()
|
D | nir_lower_int64.c | 203 return nir_bcsel(b, nir_ieq_imm(b, y, 0), x, in lower_ishl64() 247 return nir_bcsel(b, nir_ieq_imm(b, y, 0), x, in lower_ishr64() 290 return nir_bcsel(b, nir_ieq_imm(b, y, 0), x, in lower_ushr64() 522 nir_iand(b, nir_ieq_imm(b, d_hi, 0), nir_uge(b, n_hi, d_lo)); in lower_udiv64_mod64() 630 return nir_bcsel(b, nir_ieq_imm(b, r, 0), nir_imm_int64(b, 0), in lower_imod64()
|
D | nir_builtin_builder.h | 226 return nir_bcsel(b, nir_ieq_imm(b, s, 0), x, y); in nir_select()
|
D | nir_lower_io.c | 944 return nir_ieq_imm(b, mode_enum, 0x2); in build_runtime_addr_mode_check() 947 return nir_ieq_imm(b, mode_enum, 0x1); in build_runtime_addr_mode_check() 950 return nir_ior(b, nir_ieq_imm(b, mode_enum, 0x0), in build_runtime_addr_mode_check() 951 nir_ieq_imm(b, mode_enum, 0x3)); in build_runtime_addr_mode_check()
|
D | nir_lower_tex.c | 1254 nir_ssa_def_rewrite_uses(&tex->dest.ssa, nir_ieq_imm(b, &fmask_fetch->dest.ssa, 0)); in nir_lower_samples_identical_to_fragment_fetch()
|
D | nir_builder.h | 853 nir_ieq_imm(nir_builder *build, nir_ssa_def *x, uint64_t y) in nir_ieq_imm() function
|
/third_party/mesa3d/src/amd/common/ |
D | ac_nir_lower_esgs_io_to_mem.c | 159 nir_ssa_def *cond = nir_ieq_imm(b, vertex_src->ssa, i); in gs_per_vertex_input_vertex_offset_gfx6() 179 nir_ssa_def *cond = nir_ieq_imm(b, vertex_src->ssa, i); in gs_per_vertex_input_vertex_offset_gfx9()
|
D | ac_nir_lower_tess_io_to_mem.c | 513 nir_if *invocation_id_zero = nir_push_if(b, nir_ieq_imm(b, invocation_id, 0)); in hs_emit_write_tess_factors() 536 nir_if *rel_patch_id_zero = nir_push_if(b, nir_ieq_imm(b, rel_patch_id, 0)); in hs_emit_write_tess_factors()
|
D | ac_nir_lower_ngg.c | 1202 nir_ssa_def *fully_culled = nir_ieq_imm(b, num_live_vertices_in_workgroup, 0u); in add_deferred_attribute_culling()
|
/third_party/mesa3d/src/panfrost/bifrost/ |
D | bi_lower_divergent_indirects.c | 101 nir_push_if(b, nir_ieq_imm(b, lane, i)); in bi_lower_divergent_indirects_impl()
|
/third_party/mesa3d/src/freedreno/ir3/ |
D | ir3_nir_lower_tess.c | 716 nir_ssa_def *iid0_cond = nir_ieq_imm(&b, iid, 0); in ir3_nir_lower_tess_ctrl() 985 nir_ieq_imm(&b, nir_load_var(&b, state.emitted_vertex_var), 0); in ir3_nir_lower_gs()
|
/third_party/mesa3d/src/panfrost/lib/ |
D | pan_indirect_draw.c | 605 IF (nir_ieq_imm(b, attrib_idx, PAN_VERTEX_ID)) { in update_vertex_attribs() 620 IF (nir_ieq_imm(b, attrib_idx, PAN_INSTANCE_ID)) { in update_vertex_attribs() 754 nir_bcsel(b, nir_ieq_imm(b, max_instance, 0), in get_invocation()
|
/third_party/mesa3d/src/compiler/spirv/ |
D | vtn_cfg.c | 1000 cond = nir_ior(&b->nb, cond, nir_ieq_imm(&b->nb, sel, *val)); in vtn_switch_case_condition() 1323 cond = nir_ior(&b->nb, cond, nir_ieq_imm(&b->nb, sel, *val)); in vtn_emit_cf_func_unstructured()
|
/third_party/mesa3d/src/gallium/drivers/r600/sfn/ |
D | sfn_nir_lower_tess_io.cpp | 467 nir_push_if(b, nir_ieq_imm(b, &invocation_id->dest.ssa, 0)); in r600_append_tcs_TF_emission()
|
/third_party/mesa3d/src/freedreno/vulkan/ |
D | tu_shader.c | 283 nir_if *nif = nir_push_if(b, nir_ieq_imm(b, base_idx, i)); in lower_ssbo_ubo_intrinsic()
|
/third_party/mesa3d/src/intel/vulkan/ |
D | anv_nir_apply_pipeline_layout.c | 546 nir_bcsel(b, nir_ieq_imm(b, res.dyn_offset_base, 0xff), in build_buffer_addr_for_res_index()
|
/third_party/mesa3d/src/amd/vulkan/ |
D | radv_shader.c | 335 def = nir_ieq_imm(&b, intrin->src[0].ssa, 0); in lower_intrinsics()
|
/third_party/mesa3d/src/compiler/glsl/ |
D | glsl_to_nir.cpp | 2284 result = nir_bcsel(&b, nir_ieq_imm(&b, srcs[1], i), in visit()
|
/third_party/mesa3d/docs/relnotes/ |
D | 20.3.0.rst | 2828 - nir/builder: Add a nir_ieq_imm helper
|