| /third_party/mesa3d/src/compiler/nir/tests/ |
| D | ssa_def_bits_used_tests.cpp | 81 nir_ssa_def *src0 = nir_imm_ivec4(&bld, in TEST_F()
110 nir_ssa_def *src0 = nir_imm_ivec4(&bld, in TEST_F()
141 nir_ssa_def *src1 = nir_imm_ivec4(&bld, in TEST_F()
172 nir_ssa_def *src1 = nir_imm_ivec4(&bld, in TEST_F()
203 nir_ssa_def *src1 = nir_imm_ivec4(&bld, in TEST_F()
234 nir_ssa_def *src1 = nir_imm_ivec4(&bld, in TEST_F()
|
| D | vars_tests.cpp | 1779 nir_store_var(b, out, nir_imm_ivec4(b, 0, 0, 0, 0), 1 << 0); in TEST_F()
1780 nir_store_var(b, out, nir_imm_ivec4(b, 1, 1, 1, 1), 1 << 1); in TEST_F()
1781 nir_store_var_volatile(b, out, nir_imm_ivec4(b, -1, -2, -3, -4), 0xf); in TEST_F()
1782 nir_store_var(b, out, nir_imm_ivec4(b, 2, 2, 2, 2), 1 << 2); in TEST_F()
1783 nir_store_var(b, out, nir_imm_ivec4(b, 3, 3, 3, 3), 1 << 3); in TEST_F()
|
| /third_party/mesa3d/src/panfrost/util/ |
| D | pan_lower_framebuffer.c | 268 nir_ssa_def *shifts = nir_imm_ivec4(b, 8 - x, 8 - y, 8 - z, 8 - w); in pan_pack_norm()
307 nir_ssa_def *top8 = nir_ushr(b, s, nir_imm_ivec4(b, 0x2, 0x2, 0x2, 0x2)); in pan_pack_unorm_1010102()
310 nir_ssa_def *bottom2 = nir_iand(b, s, nir_imm_ivec4(b, 0x3, 0x3, 0x3, 0x3)); in pan_pack_unorm_1010102()
334 v = nir_imin(b, v, nir_imm_ivec4(b, 511, 511, 511, 1)); in pan_pack_int_1010102()
335 v = nir_imax(b, v, nir_imm_ivec4(b, -512, -512, -512, -2)); in pan_pack_int_1010102()
337 v = nir_umin(b, v, nir_imm_ivec4(b, 1023, 1023, 1023, 3)); in pan_pack_int_1010102()
340 v = nir_ishl(b, v, nir_imm_ivec4(b, 0, 10, 20, 30)); in pan_pack_int_1010102()
357 v = nir_ishl(b, v, nir_imm_ivec4(b, 22, 12, 2, 0)); in pan_unpack_int_1010102()
360 v = nir_ishr(b, v, nir_imm_ivec4(b, 22, 22, 22, 30)); in pan_unpack_int_1010102()
362 v = nir_ushr(b, v, nir_imm_ivec4(b, 22, 22, 22, 30)); in pan_unpack_int_1010102()
|
| /third_party/mesa3d/src/gallium/drivers/d3d12/ |
| D | d3d12_nir_lower_vs_vertex_conversion.c | 61 nir_ssa_def *rshift = nir_imm_ivec4(b, 22, 22, 22, 30); in from_10_10_10_2_scaled()
92 return nir_imm_ivec4(b, 22, 12, 2, 0); in lshift_rgba()
98 return nir_imm_ivec4(b, 2, 12, 22, 0); in lshift_bgra()
|
| /third_party/mesa3d/src/intel/compiler/ |
| D | brw_nir_attribute_workarounds.c | 70 nir_ssa_def *shift = nir_imm_ivec4(b, 22, 22, 22, 30); in apply_attr_wa_instr()
|
| /third_party/mesa3d/src/compiler/nir/ |
| D | nir_lower_blend.c | 170 return nir_imm_ivec4(b, 0, 0, 0, 0); in nir_logicop_func()
200 return nir_imm_ivec4(b, ~0, ~0, ~0, ~0); in nir_logicop_func()
|
| D | nir_builder.h | 429 nir_imm_ivec4(nir_builder *build, int x, int y, int z, int w) in nir_imm_ivec4() function
|
| /third_party/mesa3d/src/gallium/drivers/radeonsi/ |
| D | si_shaderlib_nir.c | 129 nir_channels(&b, nir_imm_ivec4(&b, tex->surface.u.gfx9.color.dcc_block_width, in gfx9_create_clear_dcc_msaa_cs()
|
| /third_party/mesa3d/src/gallium/drivers/r600/sfn/ |
| D | sfn_nir_lower_tess_io.cpp | 125 case 4: return nir_imm_ivec4(b, 0, 4, 8, 12); in load_offset_group()
137 auto full_mask = nir_imm_ivec4(b, 0, 4, 8, 12); in load_offset_group_from_mask()
|
| D | sfn_nir.cpp | 622 addr = nir_iadd(&b, addr, nir_imm_ivec4(&b, 0, 4, 8, 12)); in r600_lower_shared_io_impl()
|
| /third_party/mesa3d/src/amd/vulkan/ |
| D | radv_meta_decompress.c | 59 nir_imm_ivec4(&b, b.shader->info.workgroup_size[0], b.shader->info.workgroup_size[1], in build_expand_depth_stencil_compute_shader()
|
| D | radv_meta.c | 704 nir_imm_ivec4(b, b->shader->info.workgroup_size[0], b->shader->info.workgroup_size[1], in get_global_ids()
|
| D | radv_pipeline_rt.c | 1560 …nir_store_var(b, child_indices, nir_imm_ivec4(b, 0xffffffffu, 0xffffffffu, 0xffffffffu, 0xffffffff… in intersect_ray_amd_software_box()
1836 nir_ssa_def *desc = nir_imm_ivec4( in insert_traversal()
|
| D | radv_acceleration_structure.c | 1383 nir_imm_ivec4(&b, b.shader->info.workgroup_size[0], b.shader->info.workgroup_size[1], in build_copy_shader()
|