Searched refs:num_rings (Results 1 – 10 of 10) sorted by relevance
/third_party/boost/boost/geometry/views/detail/boundary_view/ |
D | implementation.hpp | 104 , m_index(static_cast<size_type>(num_rings(polygon))) in polygon_rings_iterator() 145 static inline std::size_t num_rings(Polygon const& polygon) in num_rings() function in boost::geometry::detail::boundary_views::polygon_rings_iterator 241 struct num_rings struct 245 struct num_rings<Polygon, polygon_tag> struct 254 struct num_rings<MultiPolygon, multi_polygon_tag> struct 358 std::size_t n_rings = num_rings<Areal>::apply(areal); in initialize_views()
|
/third_party/mesa3d/src/amd/vulkan/winsys/amdgpu/ |
D | radv_amdgpu_winsys.c | 58 ws->info.num_rings[RING_DMA] = MIN2(ws->info.num_rings[RING_DMA], MAX_RINGS_PER_TYPE); in do_winsys_init() 59 ws->info.num_rings[RING_COMPUTE] = MIN2(ws->info.num_rings[RING_COMPUTE], MAX_RINGS_PER_TYPE); in do_winsys_init()
|
/third_party/mesa3d/src/amd/common/ |
D | ac_gpu_info.c | 824 info->num_rings[RING_GFX] = util_bitcount(gfx.available_rings); in ac_query_gpu_info() 825 info->num_rings[RING_COMPUTE] = util_bitcount(compute.available_rings); in ac_query_gpu_info() 826 info->num_rings[RING_DMA] = util_bitcount(dma.available_rings); in ac_query_gpu_info() 827 info->num_rings[RING_UVD] = util_bitcount(uvd.available_rings); in ac_query_gpu_info() 828 info->num_rings[RING_VCE] = util_bitcount(vce.available_rings); in ac_query_gpu_info() 829 info->num_rings[RING_UVD_ENC] = util_bitcount(uvd_enc.available_rings); in ac_query_gpu_info() 830 info->num_rings[RING_VCN_DEC] = util_bitcount(vcn_dec.available_rings); in ac_query_gpu_info() 831 info->num_rings[RING_VCN_ENC] = util_bitcount(vcn_enc.available_rings); in ac_query_gpu_info() 832 info->num_rings[RING_VCN_JPEG] = util_bitcount(vcn_jpeg.available_rings); in ac_query_gpu_info() 1148 fprintf(f, " num_rings[RING_GFX] = %i\n", info->num_rings[RING_GFX]); in ac_print_gpu_info() [all …]
|
D | ac_gpu_info.h | 63 uint32_t num_rings[NUM_RING_TYPES]; member
|
/third_party/boost/boost/geometry/algorithms/detail/is_valid/ |
D | complement_graph.hpp | 169 complement_graph(std::size_t num_rings) in complement_graph() argument 170 : m_num_rings(num_rings) in complement_graph() 173 , m_neighbors(num_rings) in complement_graph()
|
/third_party/mesa3d/src/gallium/winsys/radeon/drm/ |
D | radeon_drm_winsys.c | 308 ws->info.num_rings[RING_GFX] = 1; in do_winsys_init() 310 ws->info.num_rings[RING_DMA] = 0; in do_winsys_init() 313 ws->info.num_rings[RING_DMA] = 1; in do_winsys_init() 325 ws->info.num_rings[RING_UVD] = 1; in do_winsys_init() 335 ws->info.num_rings[RING_VCE] = 1; in do_winsys_init()
|
/third_party/mesa3d/src/gallium/drivers/r600/ |
D | r600_pipe_common.c | 639 if (rscreen->info.num_rings[RING_DMA] && !(rscreen->debug_flags & DBG_NO_ASYNC_DMA)) { in r600_common_context_init() 1291 printf("num_rings[RING_DMA] = %i\n", rscreen->info.num_rings[RING_DMA]); in r600_common_screen_init() 1292 printf("num_rings[RING_COMPUTE] = %u\n", rscreen->info.num_rings[RING_COMPUTE]); in r600_common_screen_init()
|
/third_party/mesa3d/src/gallium/winsys/amdgpu/drm/ |
D | amdgpu_cs.c | 1214 acs->ws->info.num_rings[acs->ring_type] == 1) && in is_noop_fence_dependency()
|
/third_party/mesa3d/src/amd/vulkan/ |
D | radv_device.c | 2289 if (pdevice->rad_info.num_rings[RING_COMPUTE] > 0 && in radv_get_physical_device_queue_family_properties() 2313 if (pdevice->rad_info.num_rings[RING_COMPUTE] > 0 && in radv_get_physical_device_queue_family_properties() 2319 .queueCount = pdevice->rad_info.num_rings[RING_COMPUTE], in radv_get_physical_device_queue_family_properties()
|
/third_party/mesa3d/docs/relnotes/ |
D | 20.0.0.rst | 2227 - ac: add radeon_info::num_rings and move ring_type to amd_family.h 2228 - ac: fill num_rings for remaining IPs
|