Searched refs:qp_p (Results 1 – 7 of 7) sorted by relevance
| /third_party/ffmpeg/libavcodec/ |
| D | amfenc_hevc.c | 82 …{ "qp_p", "quantization parameter for P-frame", OFFSET(qp_p), AV_OPT_TYPE…
170 ctx->qp_i !=-1 || ctx->qp_p != -1) { in amf_encode_init_hevc()
256 if (ctx->qp_p != -1) { in amf_encode_init_hevc()
257 AMF_ASSIGN_PROPERTY_INT64(res, ctx->encoder, AMF_VIDEO_ENCODER_HEVC_QP_P, ctx->qp_p); in amf_encode_init_hevc()
|
| D | amfenc_h264.c | 90 …{ "qp_p", "Quantization Parameter for P-Frame", OFFSET(qp_p), AV_OPT_TYP…
204 if (ctx->qp_i != -1 || ctx->qp_p != -1 || ctx->qp_b != -1) { in amf_encode_init_h264()
262 if (ctx->qp_p != -1) in amf_encode_init_h264()
263 AMF_ASSIGN_PROPERTY_INT64(res, ctx->encoder, AMF_VIDEO_ENCODER_QP_P, ctx->qp_p); in amf_encode_init_h264()
|
| D | amfenc.h | 99 int qp_p; member
|
| /third_party/gstreamer/gstplugins_bad/sys/mediafoundation/ |
| D | gstmfh265enc.cpp | 164 guint qp_p; member
437 self->qp_p = DEFAULT_QP_P; in gst_mf_h265_enc_init()
493 g_value_set_uint (value, self->qp_p); in gst_mf_h265_enc_get_property()
563 self->qp_p = g_value_get_uint (value); in gst_mf_h265_enc_set_property()
747 (guint64) self->qp_i | (guint64) self->qp_p << 16 | in gst_mf_h265_enc_set_option()
|
| D | gstmfh264enc.cpp | 218 guint qp_p; member
554 self->qp_p = DEFAULT_QP_P; in gst_mf_h264_enc_init()
635 g_value_set_uint (value, self->qp_p); in gst_mf_h264_enc_get_property()
720 self->qp_p = g_value_get_uint (value); in gst_mf_h264_enc_set_property()
1008 (guint64) self->qp_i | (guint64) self->qp_p << 16 | in gst_mf_h264_enc_set_option()
|
| /third_party/gstreamer/gstplugins_bad/sys/nvcodec/ |
| D | gstnvbaseenc.h | 83 gint qp_p; member
|
| D | gstnvbaseenc.c | 1500 return qp->qp_i >= 0 && qp->qp_p >= 0 && qp->qp_b >= 0; in qp_has_values()
1535 rc_params->minQP.qpInterP = nvenc->qp_min_detail.qp_p; in gst_nv_base_enc_setup_rate_control()
1547 rc_params->maxQP.qpInterP = nvenc->qp_max_detail.qp_p; in gst_nv_base_enc_setup_rate_control()
1557 rc_params->constQP.qpInterP = nvenc->qp_const_detail.qp_p; in gst_nv_base_enc_setup_rate_control()
2714 nvenc->qp_min_detail.qp_p = g_value_get_int (value); in gst_nv_base_enc_set_property()
2723 nvenc->qp_max_detail.qp_p = g_value_get_int (value); in gst_nv_base_enc_set_property()
2732 nvenc->qp_const_detail.qp_p = g_value_get_int (value); in gst_nv_base_enc_set_property()
2807 g_value_set_int (value, nvenc->qp_min_detail.qp_p); in gst_nv_base_enc_get_property()
2816 g_value_set_int (value, nvenc->qp_max_detail.qp_p); in gst_nv_base_enc_get_property()
2825 g_value_set_int (value, nvenc->qp_const_detail.qp_p); in gst_nv_base_enc_get_property()
|