Home
last modified time | relevance | path

Searched refs:radv_blit_ds_layout (Results 1 – 3 of 3) sorted by relevance

/third_party/mesa3d/src/amd/vulkan/
Dradv_meta_blit.c319 enum radv_blit_ds_layout ds_layout = radv_meta_blit_ds_to_type(dest_image_layout); in meta_emit_blit()
351 enum radv_blit_ds_layout ds_layout = radv_meta_blit_ds_to_type(dest_image_layout); in meta_emit_blit()
661 for (enum radv_blit_ds_layout i = RADV_BLIT_DS_LAYOUT_TILE_ENABLE; i < RADV_BLIT_DS_LAYOUT_COUNT; in radv_device_finish_meta_blit_state()
951 for (enum radv_blit_ds_layout ds_layout = RADV_BLIT_DS_LAYOUT_TILE_ENABLE; in radv_device_init_meta_blit_depth()
1037 for (enum radv_blit_ds_layout ds_layout = RADV_BLIT_DS_LAYOUT_TILE_ENABLE; in radv_device_init_meta_blit_stencil()
Dradv_meta_blit2d.c302 enum radv_blit_ds_layout ds_layout = radv_meta_blit_ds_to_type(dst->current_layout); in radv_meta_blit2d_normal_dst()
338 enum radv_blit_ds_layout ds_layout = radv_meta_blit_ds_to_type(dst->current_layout); in radv_meta_blit2d_normal_dst()
640 for (enum radv_blit_ds_layout j = RADV_BLIT_DS_LAYOUT_TILE_ENABLE; j < RADV_BLIT_DS_LAYOUT_COUNT; in radv_device_finish_meta_blit2d_state()
918 for (enum radv_blit_ds_layout ds_layout = RADV_BLIT_DS_LAYOUT_TILE_ENABLE; in blit2d_init_depth_only_pipeline()
1109 for (enum radv_blit_ds_layout ds_layout = RADV_BLIT_DS_LAYOUT_TILE_ENABLE; in blit2d_init_stencil_only_pipeline()
Dradv_private.h363 enum radv_blit_ds_layout { enum
369 static inline enum radv_blit_ds_layout
377 radv_meta_blit_ds_to_layout(enum radv_blit_ds_layout ds_layout) in radv_meta_blit_ds_to_layout()