Home
last modified time | relevance | path

Searched refs:session_init (Results 1 – 5 of 5) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/radeon/
Dradeon_vcn_enc_1_2.c93 enc->enc_pic.session_init.encode_standard = RENCODE_ENCODE_STANDARD_H264; in radeon_enc_session_init()
94 enc->enc_pic.session_init.aligned_picture_width = align(enc->base.width, 16); in radeon_enc_session_init()
95 enc->enc_pic.session_init.aligned_picture_height = align(enc->base.height, 16); in radeon_enc_session_init()
96 enc->enc_pic.session_init.padding_width = in radeon_enc_session_init()
97 enc->enc_pic.session_init.aligned_picture_width - enc->base.width; in radeon_enc_session_init()
98 enc->enc_pic.session_init.padding_height = in radeon_enc_session_init()
99 enc->enc_pic.session_init.aligned_picture_height - enc->base.height; in radeon_enc_session_init()
100 enc->enc_pic.session_init.pre_encode_mode = RENCODE_PREENCODE_MODE_NONE; in radeon_enc_session_init()
101 enc->enc_pic.session_init.pre_encode_chroma_enabled = false; in radeon_enc_session_init()
103 RADEON_ENC_BEGIN(enc->cmd.session_init); in radeon_enc_session_init()
[all …]
Dradeon_vcn_enc_2_0.c284 radeon_enc_code_ue(enc, enc->enc_pic.session_init.aligned_picture_width); in radeon_enc_nalu_sps_hevc()
285 radeon_enc_code_ue(enc, enc->enc_pic.session_init.aligned_picture_height); in radeon_enc_nalu_sps_hevc()
294 } else if (enc->enc_pic.session_init.padding_width != 0 || in radeon_enc_nalu_sps_hevc()
295 enc->enc_pic.session_init.padding_height != 0) { in radeon_enc_nalu_sps_hevc()
297 radeon_enc_code_ue(enc, enc->enc_pic.session_init.padding_width / 2); in radeon_enc_nalu_sps_hevc()
298 radeon_enc_code_ue(enc, enc->enc_pic.session_init.padding_width / 2); in radeon_enc_nalu_sps_hevc()
299 radeon_enc_code_ue(enc, enc->enc_pic.session_init.padding_height / 2); in radeon_enc_nalu_sps_hevc()
300 radeon_enc_code_ue(enc, enc->enc_pic.session_init.padding_height / 2); in radeon_enc_nalu_sps_hevc()
450 uint32_t aligned_width = enc->enc_pic.session_init.aligned_picture_width; in radeon_enc_ctx()
451 uint32_t aligned_height = enc->enc_pic.session_init.aligned_picture_height; in radeon_enc_ctx()
[all …]
Dradeon_uvd_enc_1_1.c222 enc->enc_pic.session_init.aligned_picture_width = align(enc->base.width, 64); in radeon_uvd_enc_session_init_hevc()
223 enc->enc_pic.session_init.aligned_picture_height = align(enc->base.height, 16); in radeon_uvd_enc_session_init_hevc()
224 enc->enc_pic.session_init.padding_width = in radeon_uvd_enc_session_init_hevc()
225 enc->enc_pic.session_init.aligned_picture_width - enc->base.width; in radeon_uvd_enc_session_init_hevc()
226 enc->enc_pic.session_init.padding_height = in radeon_uvd_enc_session_init_hevc()
227 enc->enc_pic.session_init.aligned_picture_height - enc->base.height; in radeon_uvd_enc_session_init_hevc()
228 enc->enc_pic.session_init.pre_encode_mode = RENC_UVD_PREENCODE_MODE_NONE; in radeon_uvd_enc_session_init_hevc()
229 enc->enc_pic.session_init.pre_encode_chroma_enabled = false; in radeon_uvd_enc_session_init_hevc()
232 RADEON_ENC_CS(enc->enc_pic.session_init.aligned_picture_width); in radeon_uvd_enc_session_init_hevc()
233 RADEON_ENC_CS(enc->enc_pic.session_init.aligned_picture_height); in radeon_uvd_enc_session_init_hevc()
[all …]
Dradeon_vcn_enc.h380 uint32_t session_init; member
457 rvcn_enc_session_init_t session_init; member
486 void (*session_init)(struct radeon_encoder *enc); member
Dradeon_uvd_enc.h370 ruvd_enc_session_init_t session_init; member