Home
last modified time | relevance | path

Searched refs:stencil_write_mask (Results 1 – 19 of 19) sorted by relevance

/third_party/mesa3d/src/intel/vulkan/
Dgfx8_cmd_buffer.c394 (cmd_buffer->state.gfx.dynamic.stencil_write_mask.front || in want_stencil_pma_fix()
395 cmd_buffer->state.gfx.dynamic.stencil_write_mask.back) && in want_stencil_pma_fix()
552 .StencilWriteMask = d->stencil_write_mask.front & 0xff, in genX()
555 .BackfaceStencilWriteMask = d->stencil_write_mask.back & 0xff, in genX()
558 (d->stencil_write_mask.front || d->stencil_write_mask.back) && in genX()
618 .StencilWriteMask = d->stencil_write_mask.front & 0xff, in genX()
621 .BackfaceStencilWriteMask = d->stencil_write_mask.back & 0xff, in genX()
627 (d->stencil_write_mask.front || d->stencil_write_mask.back) && in genX()
Dgfx7_cmd_buffer.c308 .StencilWriteMask = d->stencil_write_mask.front & 0xff, in genX()
311 .BackfaceStencilWriteMask = d->stencil_write_mask.back & 0xff, in genX()
314 (d->stencil_write_mask.front || d->stencil_write_mask.back) && in genX()
Danv_cmd_buffer.c67 .stencil_write_mask = {
164 ANV_CMP_COPY(stencil_write_mask.front, ANV_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK); in anv_dynamic_state_copy()
165 ANV_CMP_COPY(stencil_write_mask.back, ANV_CMD_DIRTY_DYNAMIC_STENCIL_WRITE_MASK); in anv_dynamic_state_copy()
745 cmd_buffer->state.gfx.dynamic.stencil_write_mask.front = writeMask; in anv_CmdSetStencilWriteMask()
747 cmd_buffer->state.gfx.dynamic.stencil_write_mask.back = writeMask; in anv_CmdSetStencilWriteMask()
Danv_pipeline.c2127 dynamic->stencil_write_mask.front = in copy_non_dynamic_state()
2129 dynamic->stencil_write_mask.back = in copy_non_dynamic_state()
Danv_private.h2762 } stencil_write_mask; member
/third_party/vk-gl-cts/android/cts/master/vk-master-2021-03-01/
Ddynamic-state.txt17 dEQP-VK.dynamic_state.compute_transfer.single.compute.stencil_write_mask.before
18 dEQP-VK.dynamic_state.compute_transfer.single.compute.stencil_write_mask.after
77 dEQP-VK.dynamic_state.compute_transfer.single.transfer.stencil_write_mask.before
78 dEQP-VK.dynamic_state.compute_transfer.single.transfer.stencil_write_mask.after
/third_party/skia/third_party/externals/swiftshader/tests/regres/testlists/vk-default/
Ddynamic-state.txt32 dEQP-VK.dynamic_state.compute_transfer.single.compute.stencil_write_mask.before
33 dEQP-VK.dynamic_state.compute_transfer.single.compute.stencil_write_mask.after
92 dEQP-VK.dynamic_state.compute_transfer.single.transfer.stencil_write_mask.before
93 dEQP-VK.dynamic_state.compute_transfer.single.transfer.stencil_write_mask.after
/third_party/vk-gl-cts/external/vulkancts/mustpass/master/vk-default/
Ddynamic-state.txt32 dEQP-VK.dynamic_state.compute_transfer.single.compute.stencil_write_mask.before
33 dEQP-VK.dynamic_state.compute_transfer.single.compute.stencil_write_mask.after
92 dEQP-VK.dynamic_state.compute_transfer.single.transfer.stencil_write_mask.before
93 dEQP-VK.dynamic_state.compute_transfer.single.transfer.stencil_write_mask.after
/third_party/vk-gl-cts/android/cts/master/vk-master/
Ddynamic-state.txt32 dEQP-VK.dynamic_state.compute_transfer.single.compute.stencil_write_mask.before
33 dEQP-VK.dynamic_state.compute_transfer.single.compute.stencil_write_mask.after
92 dEQP-VK.dynamic_state.compute_transfer.single.transfer.stencil_write_mask.before
93 dEQP-VK.dynamic_state.compute_transfer.single.transfer.stencil_write_mask.after
/third_party/mesa3d/src/broadcom/vulkan/
Dv3dv_cmd_buffer.c41 .stencil_write_mask =
1848 if (memcmp(&dest->stencil_write_mask, &src->stencil_write_mask, in cmd_buffer_bind_pipeline_static_state()
1849 sizeof(src->stencil_write_mask))) { in cmd_buffer_bind_pipeline_static_state()
1850 dest->stencil_write_mask = src->stencil_write_mask; in cmd_buffer_bind_pipeline_static_state()
2842 cmd_buffer->state.dynamic.stencil_write_mask.front = writeMask & 0xff; in v3dv_CmdSetStencilWriteMask()
2844 cmd_buffer->state.dynamic.stencil_write_mask.back = writeMask & 0xff; in v3dv_CmdSetStencilWriteMask()
Dv3dvx_pipeline.c290 config.stencil_write_mask = write_mask; in pack_single_stencil_cfg()
Dv3dvx_cmd_buffer.c1067 config.stencil_write_mask = in v3dX()
1068 i == 0 ? dynamic_state->stencil_write_mask.front : in v3dX()
1069 dynamic_state->stencil_write_mask.back; in v3dX()
Dv3dv_private.h826 } stencil_write_mask; member
Dv3dv_pipeline.c2740 dynamic->stencil_write_mask.front = pDepthStencilState->front.writeMask; in pipeline_init_dynamic_state()
2741 dynamic->stencil_write_mask.back = pDepthStencilState->back.writeMask; in pipeline_init_dynamic_state()
/third_party/mesa3d/src/gallium/drivers/v3d/
Dv3dx_state.c223 config.stencil_write_mask = front->writemask; in v3d_create_depth_stencil_alpha_state()
242 config.stencil_write_mask = back->writemask; in v3d_create_depth_stencil_alpha_state()
/third_party/mesa3d/src/amd/vulkan/
Dradv_cmd_buffer.c95 .stencil_write_mask =
200 if (memcmp(&dest->stencil_write_mask, &src->stencil_write_mask, in radv_bind_dynamic_state()
201 sizeof(src->stencil_write_mask))) { in radv_bind_dynamic_state()
202 dest->stencil_write_mask = src->stencil_write_mask; in radv_bind_dynamic_state()
1490 S_028430_STENCILWRITEMASK(d->stencil_write_mask.front) | in radv_emit_stencil()
1494 S_028434_STENCILWRITEMASK_BF(d->stencil_write_mask.back) | in radv_emit_stencil()
5087 bool front_same = state->dynamic.stencil_write_mask.front == writeMask; in radv_CmdSetStencilWriteMask()
5088 bool back_same = state->dynamic.stencil_write_mask.back == writeMask; in radv_CmdSetStencilWriteMask()
5096 state->dynamic.stencil_write_mask.front = writeMask; in radv_CmdSetStencilWriteMask()
5098 state->dynamic.stencil_write_mask.back = writeMask; in radv_CmdSetStencilWriteMask()
Dradv_private.h1178 } stencil_write_mask; member
Dradv_pipeline.c1603 dynamic->stencil_write_mask.front = pCreateInfo->pDepthStencilState->front.writeMask; in radv_pipeline_init_dynamic_state()
1604 dynamic->stencil_write_mask.back = pCreateInfo->pDepthStencilState->back.writeMask; in radv_pipeline_init_dynamic_state()
/third_party/mesa3d/src/gallium/drivers/asahi/
Dagx_state.c195 cfg.stencil_write_mask = st.writemask; in agx_pack_rasterizer_face()
204 cfg.stencil_write_mask = 0xFF; in agx_pack_rasterizer_face()