| /third_party/libdrm/radeon/ |
| D | radeon_surface.c | 655 unsigned bpe, unsigned tile_split, in eg_surface_init_2d() argument
669 if (tileb > tile_split && tile_split) { in eg_surface_init_2d()
670 slice_pt = tileb / tile_split; in eg_surface_init_2d()
734 switch (surf->tile_split) { in eg_surface_sanity()
779 tileb = MIN2(surf->tile_split, 64 * surf->bpe * surf->nsamples); in eg_surface_sanity()
821 surf->tile_split, 0, 0); in eg_surface_init_2d_miptrees()
918 surf->tile_split = 1024; in eg_surface_best()
922 tileb = MIN2(surf->tile_split, 64 * surf->bpe * surf->nsamples); in eg_surface_best()
947 surf->tile_split = 128; in eg_surface_best()
950 surf->tile_split = 128; in eg_surface_best()
[all …]
|
| D | radeon_surface.h | 133 uint32_t tile_split; member
|
| /third_party/mesa3d/src/gallium/winsys/radeon/drm/ |
| D | radeon_drm_bo.c | 848 static unsigned eg_tile_split(unsigned tile_split) in eg_tile_split() argument
850 switch (tile_split) { in eg_tile_split()
851 case 0: tile_split = 64; break; in eg_tile_split()
852 case 1: tile_split = 128; break; in eg_tile_split()
853 case 2: tile_split = 256; break; in eg_tile_split()
854 case 3: tile_split = 512; break; in eg_tile_split()
856 case 4: tile_split = 1024; break; in eg_tile_split()
857 case 5: tile_split = 2048; break; in eg_tile_split()
858 case 6: tile_split = 4096; break; in eg_tile_split()
860 return tile_split; in eg_tile_split()
[all …]
|
| D | radeon_drm_surface.c | 36 tileb = MIN2(surf->u.legacy.tile_split, tileb); in cik_get_macro_tile_index()
154 surf_drm->tile_split = surf_ws->u.legacy.tile_split; in surf_winsys_to_drm()
196 surf_ws->u.legacy.tile_split = surf_drm->tile_split; in surf_drm_to_winsys()
|
| /third_party/mesa3d/src/amd/addrlib/src/chip/r800/ |
| D | si_gb_reg.h | 108 unsigned int tile_split : 3; member
139 unsigned int tile_split : 3; member
|
| /third_party/mesa3d/src/amd/vulkan/winsys/amdgpu/ |
| D | radv_amdgpu_bo.c | 852 eg_tile_split(unsigned tile_split) in eg_tile_split() argument
854 switch (tile_split) { in eg_tile_split()
856 tile_split = 64; in eg_tile_split()
859 tile_split = 128; in eg_tile_split()
862 tile_split = 256; in eg_tile_split()
865 tile_split = 512; in eg_tile_split()
869 tile_split = 1024; in eg_tile_split()
872 tile_split = 2048; in eg_tile_split()
875 tile_split = 4096; in eg_tile_split()
878 return tile_split; in eg_tile_split()
[all …]
|
| /third_party/mesa3d/src/gallium/drivers/r600/ |
| D | evergreen_state.c | 64 static unsigned eg_tile_split(unsigned tile_split) in eg_tile_split() argument
66 switch (tile_split) { in eg_tile_split()
67 case 64: tile_split = 0; break; in eg_tile_split()
68 case 128: tile_split = 1; break; in eg_tile_split()
69 case 256: tile_split = 2; break; in eg_tile_split()
70 case 512: tile_split = 3; break; in eg_tile_split()
72 case 1024: tile_split = 4; break; in eg_tile_split()
73 case 2048: tile_split = 5; break; in eg_tile_split()
74 case 4096: tile_split = 6; break; in eg_tile_split()
76 return tile_split; in eg_tile_split()
[all …]
|
| D | radeon_video.c | 180 surfaces[i]->u.legacy.tile_split = surfaces[best_tiling]->u.legacy.tile_split; in rvid_join_surfaces()
|
| D | r600_texture.c | 286 metadata->u.legacy.tile_split = surface->u.legacy.tile_split; in r600_texture_init_metadata()
302 surf->u.legacy.tile_split = metadata->u.legacy.tile_split; in r600_surface_import_metadata()
612 fmask.u.legacy.tile_split = rtex->surface.u.legacy.tile_split; in r600_texture_get_fmask_info()
842 rtex->surface.u.legacy.tile_split, rtex->surface.u.legacy.pipe_config, in r600_print_texture_info()
|
| /third_party/mesa3d/src/amd/common/ |
| D | ac_surface.c | 797 tileb = MIN2(surf->u.legacy.tile_split, tileb); in cik_get_macro_tile_index()
855 surf->u.legacy.tile_split = csio->pTileInfo->tileSplitBytes; in gfx6_surface_settings()
1110 surf->u.legacy.bankh && surf->u.legacy.mtilea && surf->u.legacy.tile_split) { in gfx6_compute_surface()
1117 AddrTileInfoIn.tileSplitBytes = surf->u.legacy.tile_split; in gfx6_compute_surface()
2458 static unsigned eg_tile_split(unsigned tile_split) in eg_tile_split() argument
2460 switch (tile_split) { in eg_tile_split()
2462 tile_split = 64; in eg_tile_split()
2465 tile_split = 128; in eg_tile_split()
2468 tile_split = 256; in eg_tile_split()
2471 tile_split = 512; in eg_tile_split()
[all …]
|
| D | ac_surface.h | 117 unsigned tile_split : 13; /* max 4K */ member
|
| /third_party/mesa3d/src/gallium/drivers/radeonsi/ |
| D | si_sdma_copy_image.c | 65 ((util_logbase2(tex->surface.u.legacy.tile_split >> 6)) << 11) | in encode_legacy_tile_info()
383 tiled->surface.u.legacy.tile_split <= 4096 && pitch_tile_max < (1 << 11) && in cik_sdma_copy_texture()
|
| /third_party/mesa3d/src/amd/vulkan/ |
| D | radv_radeon_winsys.h | 136 unsigned tile_split; member
|
| D | radv_image.c | 433 surface->u.legacy.tile_split = md->u.legacy.tile_split; in radv_patch_surface_from_metadata()
1286 metadata->u.legacy.tile_split = surface->u.legacy.tile_split; in radv_init_metadata()
|
| /third_party/mesa3d/src/gallium/drivers/radeon/ |
| D | radeon_winsys.h | 230 unsigned tile_split; member
|
| /third_party/mesa3d/src/amd/addrlib/src/r800/ |
| D | ciaddrlib.cpp | 1601 pCfg->info.tileSplitBytes = 64 << gbTileMode.f.tile_split; in ReadGbTileMode()
|
| D | siaddrlib.cpp | 3086 pCfg->info.tileSplitBytes = 64 << gbTileMode.f.tile_split; in ReadGbTileMode()
|