v24 (reference) in projects: third_party

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched refs:v24 (Results 1 – 25 of 82) sorted by relevance

12 3 4

/third_party/mindspore/mindspore/ccsrc/backend/kernel_compiler/cpu/nnacl/assembly/arm64/
D	ConvDw3x3Int8Corner.S	`67 ld1 {v24.4s}, [x3], #16 93 smlal2 v24.4s, v0.8h, v4.8h 101 smlal2 v24.4s, v1.8h, v5.8h 107 smlal2 v24.4s, v2.8h, v6.8h 112 smlal2 v24.4s, v3.8h, v7.8h 121 sqshl v24.4s, v24.4s, v28.4s 123 sqrdmulh v24.4s, v24.4s, v27.4s 128 sqrdmulh v24.4s, v24.4s, v27.4s 130 sqrshl v24.4s, v24.4s, v29.4s 139 sqshl v24.4s, v24.4s, v28.4s [all …]`
D	ConvDw3x3Int8Vertical.S	`67 ld1 {v24.4s}, [x3], #16 99 smlal2 v24.4s, v0.8h, v4.8h 107 smlal2 v24.4s, v1.8h, v5.8h 114 smlal2 v24.4s, v2.8h, v6.8h 120 smlal2 v24.4s, v3.8h, v7.8h 126 smlal2 v24.4s, v16.8h, v18.8h 132 smlal2 v24.4s, v17.8h, v19.8h 141 sqshl v24.4s, v24.4s, v28.4s 143 sqrdmulh v24.4s, v24.4s, v27.4s 148 sqrdmulh v24.4s, v24.4s, v27.4s [all …]`
D	ConvDw3x3Int8Horizontal.S	`72 ld1 {v24.4s}, [x3], #16 106 smlal2 v24.4s, v0.8h, v4.8h 114 smlal2 v24.4s, v1.8h, v5.8h 121 smlal2 v24.4s, v2.8h, v6.8h 129 smlal2 v24.4s, v3.8h, v7.8h 135 smlal2 v24.4s, v16.8h, v18.8h 141 smlal2 v24.4s, v17.8h, v19.8h 150 sqshl v24.4s, v24.4s, v28.4s 152 sqrdmulh v24.4s, v24.4s, v27.4s 157 sqrdmulh v24.4s, v24.4s, v27.4s [all …]`
D	ConvDw3x3Int8Stride2.S	`105 ld1 {v24.4s}, [x3] 116 smlal v24.4s, v0.4h, v9.4h 127 smlal v24.4s, v1.4h, v10.4h 138 smlal v24.4s, v2.4h, v11.4h 146 smlal v24.4s, v3.4h, v14.4h 151 smlal v24.4s, v4.4h, v15.4h 156 smlal v24.4s, v5.4h, v16.4h 164 smlal v24.4s, v6.4h, v19.4h 169 smlal v24.4s, v7.4h, v20.4h 174 smlal v24.4s, v8.4h, v21.4h [all …]`
D	ConvDw3x3Fp32Stride2.S	`81 ld1 {v24.4s}, [x3] 90 fmla v24.4s, v0.4s, v9.4s 94 fmla v24.4s, v1.4s, v10.4s 98 fmla v24.4s, v2.4s, v11.4s 102 fmla v24.4s, v3.4s, v14.4s 106 fmla v24.4s, v4.4s, v15.4s 109 fmla v24.4s, v5.4s, v16.4s 113 fmla v24.4s, v6.4s, v19.4s 117 fmla v24.4s, v7.4s, v20.4s 120 fmla v24.4s, v8.4s, v21.4s [all …]`
D	ConvDw3x3Int8.S	`112 ld1 {v24.4s}, [x19] 136 smlal2 v24.4s, v0.8h, v10.8h 150 smlal2 v24.4s, v1.8h, v11.8h 155 smlal2 v24.4s, v2.8h, v12.8h 160 smlal2 v24.4s, v3.8h, v14.8h 165 smlal2 v24.4s, v4.8h, v15.8h 170 smlal2 v24.4s, v5.8h, v16.8h 175 smlal2 v24.4s, v6.8h, v18.8h 180 smlal2 v24.4s, v7.8h, v19.8h 185 smlal2 v24.4s, v8.8h, v20.8h [all …]`
D	ConvDwFp32Center.S	`50 ld1 {v24.4s}, [x3] 70 mov v0.16b, v24.16b 71 mov v1.16b, v24.16b 72 mov v2.16b, v24.16b 73 mov v3.16b, v24.16b 74 mov v4.16b, v24.16b 75 mov v5.16b, v24.16b 76 mov v6.16b, v24.16b 77 mov v7.16b, v24.16b 78 mov v8.16b, v24.16b [all …]`
D	IndirectGemmInt16to32_8x4.S	`49 smull v24.4s, v16.4h, v0.h[0] 53 smlal2 v24.4s, v16.8h, v0.h[1] 57 smlal v24.4s, v17.4h, v0.h[2] 59 smlal2 v24.4s, v17.8h, v0.h[3] 78 smlal v24.4s, v18.4h, v0.h[4] 80 smlal2 v24.4s, v18.8h, v0.h[5] 82 smlal v24.4s, v19.4h, v0.h[6] 84 smlal2 v24.4s, v19.8h, v0.h[7] 138 smlal v24.4s, v16.4h, v0.h[0] 140 smlal2 v24.4s, v16.8h, v0.h[1] [all …]`
/third_party/openssl/crypto/sha/asm/arm64/
D	sha512-armv8.S	`1126 ld1 {v24.2d},[x3],#16 1134 add v24.2d,v24.2d,v16.2d 1136 ext v24.16b,v24.16b,v24.16b,#8 1139 add v3.2d,v3.2d,v24.2d // "T1 + H + K512[i]" 1147 ld1 {v24.2d},[x3],#16 1158 add v24.2d,v24.2d,v18.2d 1160 ext v24.16b,v24.16b,v24.16b,#8 1163 add v4.2d,v4.2d,v24.2d // "T1 + H + K512[i]" 1171 ld1 {v24.2d},[x3],#16 1182 add v24.2d,v24.2d,v20.2d [all …]`
/third_party/ffmpeg/libavfilter/aarch64/
D	vf_nlmeans_neon.S	`25 dup v24.4S, v24.S[3] // ...X -> XXXX 27 … add v24.4S, v24.4S, \x // XXXX+ABCD={X+A,X+B,X+C,X+D} 28 …add v24.4S, v24.4S, v25.4S // {X+A,X+B+A,X+C+B,X+D+C} (… 30 …add v24.4S, v24.4S, v25.4S // {X+A,X+B+A,X+C+B+A,X+D+C+B} (… 32 …add v24.4S, v24.4S, v25.4S // {X+A,X+B+A,X+C+B+A,X+D+C+B+A} (… 33 … st1 {v24.4S}, [x0], #16 // write 4x32-bit final values 46 …ld1 {v24.4S}, [x0], #16 // load ...X (contextual last sums)`
/third_party/mindspore/mindspore/ccsrc/backend/kernel_compiler/cpu/nnacl/assembly/fp16/
D	ConvDwFp16Center.S	`50 ld1 {v24.8h}, [x3] 69 mov v0.16b, v24.16b 70 mov v1.16b, v24.16b 71 mov v2.16b, v24.16b 72 mov v3.16b, v24.16b 73 mov v4.16b, v24.16b 74 mov v5.16b, v24.16b 75 mov v6.16b, v24.16b 76 mov v7.16b, v24.16b 77 mov v8.16b, v24.16b [all …]`
/third_party/json/include/nlohmann/detail/
D	macro_scope.hpp	226 …v24) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE24(func, v2, v3, v4, v5, v6, v7, v8, v9, v1… argument 227 …v24, v25) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE25(func, v2, v3, v4, v5, v6, v7, v8, v… argument 228 …v24, v25, v26) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE26(func, v2, v3, v4, v5, v6, v7, … argument 229 …v24, v25, v26, v27) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE27(func, v2, v3, v4, v5, v6,… argument 230 …v24, v25, v26, v27, v28) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE28(func, v2, v3, v4, v5… argument 231 …v24, v25, v26, v27, v28, v29) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE29(func, v2, v3, v… argument 232 …v24, v25, v26, v27, v28, v29, v30) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE30(func, v2, … argument 233 …v24, v25, v26, v27, v28, v29, v30, v31) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE31(func,… argument 234 …v24, v25, v26, v27, v28, v29, v30, v31, v32) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PASTE32(… argument 235 …v24, v25, v26, v27, v28, v29, v30, v31, v32, v33) NLOHMANN_JSON_PASTE2(func, v1) NLOHMANN_JSON_PAS… argument [all …]
/third_party/openh264/codec/common/arm64/
D	mc_aarch64_neon.S	328 …VEC4_LD1_8BITS_16ELEMENT x0, x1, v16, v20, v24, v28 //load src[-2] in v16,v20,v24,v28 for 4 row… 340 ext v25.16b, v24.16b, v24.16b, #5 //src[3] 341 ext v26.16b, v24.16b, v24.16b, #1 //src[-1] 342 ext v27.16b, v24.16b, v24.16b, #4 //src[2] 348 …VEC4_UADDL_8BITS v16, v17, v20, v21, v24, v25, v28, v29, v0, v2, v4, v6 //v0/v2/v4/v6=src[-2]+sr… 359 ext v26.16b, v24.16b, v24.16b, #2 //src[0] 360 ext v27.16b, v24.16b, v24.16b, #3 //src[1] 454 …VEC4_LD1_8BITS_16ELEMENT x0, x1, v16, v20, v24, v28 //load src[-2] in v16,v20,v24,v28 for 4 row… 466 ext v25.16b, v24.16b, v24.16b, #5 //src[3] 467 ext v26.16b, v24.16b, v24.16b, #1 //src[-1] [all …]
/third_party/mindspore/mindspore/ccsrc/backend/kernel_compiler/cpu/nnacl/assembly/opt/
D	MatmulDpInt8Opt.S	`90 dup v24.4s, wzr 115 sdot v24.4s, v1.16b, v0.4b[2] 138 add v24.4s, v24.4s, v0.4s 163 sub v24.4s, v24.4s, v14.4s 200 sub v24.4s, v24.4s, v0.4s 240 sqshl v24.4s, v24.4s, v0.4s 257 sqrdmulh v24.4s, v24.4s, v4.4s 300 and v0.16b, v8.16b, v24.16b 302 sqadd v24.4s, v24.4s, v0.4s 303 srshl v24.4s, v24.4s, v8.4s [all …]`
/third_party/ffmpeg/libavcodec/aarch64/
D	vp9lpf_neon.S	`179 uabd v7\sz, v24\sz, v25\sz // abs(q0 - q1) 185 uabd v6\sz, v23\sz, v24\sz // abs(p0 - q0) 212 uabd \tmp1\sz, v25\sz, v24\sz // abs(q1 - q0) 213 uabd \tmp2\sz, v26\sz, v24\sz // abs(q2 - q0) 214 uabd \tmp3\sz, v27\sz, v24\sz // abs(q3 - q0) 227 uabd v9\sz, v28\sz, v24\sz // abs(q4 - q0) 229 uabd v10\sz, v29\sz, v24\sz // abs(q5 - q0) 230 uabd v11\sz, v30\sz, v24\sz // abs(q6 - q0) 231 uabd v12\sz, v31\sz, v24\sz // abs(q7 - q0) 251 uabd v1\sz, v25\sz, v24\sz // abs(q1 - q0) [all …]`
D	vp9lpf_16bpp_neon.S	`50 uabd v7.8h, v24.8h, v25.8h // abs(q0 - q1) 56 uabd v6.8h, v23.8h, v24.8h // abs(p0 - q0) 81 uabd \tmp1\().8h, v25.8h, v24.8h // abs(q1 - q0) 82 uabd \tmp2\().8h, v26.8h, v24.8h // abs(q2 - q0) 83 uabd \tmp3\().8h, v27.8h, v24.8h // abs(q3 - q0) 96 uabd v9.8h, v28.8h, v24.8h // abs(q4 - q0) 98 uabd v10.8h, v29.8h, v24.8h // abs(q5 - q0) 99 uabd v11.8h, v30.8h, v24.8h // abs(q6 - q0) 100 uabd v12.8h, v31.8h, v24.8h // abs(q7 - q0) 120 uabd v1.8h, v25.8h, v24.8h // abs(q1 - q0) [all …]`
D	h264dsp_neon.S	`30 mov v24.S[0], w6 42 uxtl v24.8H, v24.8B 44 uxtl v24.4S, v24.4H 46 sli v24.8H, v24.8H, #8 48 sli v24.4S, v24.4S, #16 51 cmlt v23.16B, v24.16B, #0 66 and v24.16B, v24.16B, v21.16B 68 sub v21.16B, v24.16B, v17.16B 69 uqadd v23.16B, v18.16B, v24.16B 74 uqsub v22.16B, v18.16B, v24.16B [all …]`
D	vp9mc_16bpp_neon.S	186 smull v24.4s, v16.4h, v0.h[0] 197 … extmlal v1, v2, v3, v4, v24, v25, v26, v27, v5, v6, v7, v16, v17, v18, 1, \size 198 … extmlal v1, v2, v3, v4, v24, v25, v26, v27, v5, v6, v7, v16, v17, v18, 2, \size 199 … extmlal v1, v2, v3, v4, v24, v25, v26, v27, v5, v6, v7, v16, v17, v18, 3, \size 200 … extmlal v1, v2, v3, v4, v24, v25, v26, v27, v5, v6, v7, v16, v17, v18, 4, \size 201 … extmlal v1, v2, v3, v4, v24, v25, v26, v27, v5, v6, v7, v16, v17, v18, 5, \size 202 … extmlal v1, v2, v3, v4, v24, v25, v26, v27, v5, v6, v7, v16, v17, v18, 6, \size 203 … extmlal v1, v2, v3, v4, v24, v25, v26, v27, v5, v6, v7, v16, v17, v18, 7, \size 209 sqrshrun v24.4h, v24.4s, #7 212 sqrshrun2 v24.8h, v25.4s, #7 [all …]
D	fft_neon.S	`79 fmul v24.2s, v17.2s, v28.s[1] // a2rw,a2iw 88 fadd v24.2s, v24.2s, v26.2s // a2r+a2i,a2i-a2r t1,t2 92 ext v26.8b, v24.8b, v25.8b, #4 93 ext v27.8b, v25.8b, v24.8b, #4 96 fadd v5.2s, v25.2s, v24.2s 129 fmul v24.2s, v17.2s, v28.s[1] // a2rw,a2iw 138 fadd v24.2s, v24.2s, v26.2s // a2r+a2i,a2i-a2r t1,t2 144 ext v26.8b, v24.8b, v25.8b, #4 145 ext v27.8b, v25.8b, v24.8b, #4 148 fadd v5.2s, v25.2s, v24.2s [all …]`
D	simple_idct_neon.S	`160 add v23.4H, v23.4H, v24.4H 162 mov v5.D[0], v24.D[1] 167 idct_col4_top v24, v25, v26, v27, \i, \l 228 idct_row4_neon v24, v25, v26, v27, 1 266 idct_row4_neon v24, v25, v26, v27, 1 285 zip2 v24.2D, v1.2D, v7.2D 297 uaddw2 v24.8H, v24.8H, v19.16B 300 sqxtun2 v23.16B, v24.8H 302 uaddw v24.8H, v25.8H, v20.8B 305 sqxtun v24.8B, v24.8H [all …]`
D	vp9itxfm_neon.S	333 butterfly_8h v24, v25, v16, v22 // v24 = t0, v25 = t3 340 butterfly_8h v16, v23, v24, v30 // v16 = out[0], v23 = out[7] 347 … dmbutterfly_l v24, v25, v26, v27, v23, v16, v1.h[1], v1.h[0] // v24,v25 = t1a, v26,v27 = t0a 353 dbutterfly_n v2, v3, v24, v25, v2, v3, v6, v7, v26, v27 // v2 = t1, v3 = t5 354 dbutterfly_n v24, v25, v30, v31, v21, v23, v6, v7, v26, v27 // v24 = t2, v25 = t6 357 butterfly_8h v16, v6, v4, v24 // v16 = out[0], v6 = t2 361 … dmbutterfly0 v19, v20, v6, v7, v24, v26, v27, v28, v29, v30 // v19 = -out[3], v20 = out[4] 367 dbutterfly_n v17, v30, v28, v29, v2, v3, v6, v7, v24, v25 // v17 = -out[1], v30 = t6 368 dbutterfly_n v22, v31, v26, v27, v4, v5, v6, v7, v24, v25 // v22 = out[6], v31 = t7 423 transpose_8x8H v16, v17, v18, v19, v20, v21, v22, v23, v24, v25 [all …]
D	h264idct_neon.S	`198 add v16.8H, v24.8H, v28.8H 202 sub v17.8H, v24.8H, v28.8H 211 add v16.8H, v24.8H, v28.8H 212 sub v17.8H, v24.8H, v28.8H 218 add v24.8H, v16.8H, v19.8H 245 sub v31.8H, v24.8H, v19.8H 246 add v24.8H, v24.8H, v19.8H 254 sub v31.8H, v24.8H, v19.8H 255 add v24.8H, v24.8H, v19.8H 271 ld1 {v24.8H, v25.8H}, [x1] [all …]`
D	vp9mc_neon.S	270 mul v24.8h, v16.8h, v0.h[0] 275 extmla v1, v2, v24, v25, v4, v5, v6, v16, v17, v18, 1, \size 276 extmla v1, v2, v24, v25, v4, v5, v6, v16, v17, v18, 2, \size 277 extmla v1, v2, v24, v25, v4, v5, v6, v16, v17, v18, \idx1, \size 278 extmla v1, v2, v24, v25, v4, v5, v6, v16, v17, v18, 5, \size 279 extmla v1, v2, v24, v25, v4, v5, v6, v16, v17, v18, 6, \size 280 extmla v1, v2, v24, v25, v4, v5, v6, v16, v17, v18, 7, \size 281 extmulqadd v1, v2, v24, v25, v4, v5, v6, v16, v17, v18, \idx2, \size 285 sqrshrun v24.8b, v24.8h, #7 288 sqrshrun2 v24.16b, v25.8h, #7 [all …]
D	vp9itxfm_16bpp_neon.S	`254 mul v24.4s, v17.4s, v0.s[0] 258 srshr v24.4s, v24.4s, #14 262 add \c1\().4s, v24.4s, v20.4s 263 sub \c2\().4s, v24.4s, v20.4s 277 smull v24.2d, v17.2s, v0.s[0] 285 rshrn v24.2s, v24.2d, #14 286 rshrn2 v24.4s, v25.2d, #14 291 add \c1\().4s, v24.4s, v20.4s 292 sub \c2\().4s, v24.4s, v20.4s 306 add v24.4s, v16.4s, v22.4s [all …]`
/third_party/libjpeg-turbo/simd/arm64/
D	jsimd_neon.S	439 ld1 {v22.8h, v23.8h, v24.8h, v25.8h}, [DCT_TABLE], #64 528 …add v24.8h, v7.8h, v3.8h /* z4 = tmp1 + tmp3 = DEQUANTIZE(inptr[DCTSIZE5], quantpt… 531 add v26.8h, v22.8h, v24.8h / z5 = z3 + z4 / 539 smull2 v25.4s, v24.8h, XFIX_N_0_390 / z4 = MULTIPLY(z4, -FIX_0_390180644) / 549 smull v24.4s, v24.4h, XFIX_N_0_390 / z4 = MULTIPLY(z4, -FIX_0_390180644) / 556 add v24.4s, v24.4s, v26.4s / z4 += z5 / 570 add v12.4s, v12.4s, v24.4s / tmp1 += z4 / 572 add v16.4s, v16.4s, v24.4s / tmp3 += z4 / 584 sub v24.4s, v8.4s, v14.4s / tmp11 - tmp2 / 598 …shrn v8.4h, v24.4s, #16 / wsptr[DCTSIZE*6] = (int)DESCALE(tmp11 - tmp2, CONST_BITS+PA… [all …]

12 3 4