Home
last modified time | relevance | path

Searched full:gmii (Results 1 – 25 of 136) sorted by relevance

123456

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/
Dti,phy-gmii-sel.yaml5 $id: "http://devicetree.org/schemas/phy/ti,phy-gmii-sel.yaml#"
26 | |Port 1..<--+-->GMII/MII<------->
51 - ti,am3352-phy-gmii-sel
52 - ti,dra7xx-phy-gmii-sel
53 - ti,am43xx-phy-gmii-sel
54 - ti,dm814-phy-gmii-sel
55 - ti,am654-phy-gmii-sel
68 - ti,dra7xx-phy-gmii-sel
69 - ti,dm814-phy-gmii-sel
70 - ti,am654-phy-gmii-sel
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dxilinx_gmii2rgmii.txt4 The Gigabit Media Independent Interface (GMII) to Reduced Gigabit Media
18 - compatible : Should be "xlnx,gmii-to-rgmii-1.0"
31 compatible = "xlnx,gmii-to-rgmii-1.0";
Dsocfpga-dwmac.txt32 - compatible : Should be altr,gmii-to-sgmii-2.0
38 compatible = "altr,gmii-to-sgmii-2.0";
56 altr,gmii-to-sgmii-converter = <&gmii_to_sgmii_converter>;
Dcpsw-phy-sel.txt21 reg-names = "gmii-sel";
28 reg-names = "gmii-sel";
Dsnps,dwc-qos-ethernet.txt29 In some configurations (e.g. GMII/RGMII), this clock also drives the PHY TX
34 In some configurations (e.g. GMII/RGMII), this clock is derived from the
146 phy-mode = "gmii";
Dti,dp83867.yaml25 Media Independent Interface (GMII) or Reduced GMII (RGMII).
Daltera_tse.txt71 phy-mode = "gmii";
109 phy-mode = "gmii";
Dqca,ar71xx.yaml102 phy-mode = "gmii";
139 phy-mode = "gmii";
Dmarvell-pp2.txt69 phy-mode = "gmii";
76 phy-mode = "gmii";
Dti,cpsw-switch.yaml16 gigabit media independent interface (GMII),reduced gigabit media
102 description: phandle on phy-gmii-sel PHY
Dcpsw.txt48 - phys : phandle on phy-gmii-sel PHY (see phy/ti-phy-gmii-sel.txt)
/kernel/linux/linux-5.10/drivers/pinctrl/zte/
Dpinctrl-zx296718.c469 TOP_MUX(0x0, "GMII"), /* gtx_clk */
473 TOP_MUX(0x0, "GMII"), /* tx_clk */
477 TOP_MUX(0x0, "GMII"), /* txd0 */
481 TOP_MUX(0x0, "GMII"), /* txd1 */
485 TOP_MUX(0x0, "GMII"), /* txd2 */
489 TOP_MUX(0x0, "GMII"), /* txd3 */
493 TOP_MUX(0x0, "GMII"), /* txd4 */
497 TOP_MUX(0x0, "GMII"), /* txd5 */
501 TOP_MUX(0x0, "GMII"), /* txd6 */
505 TOP_MUX(0x0, "GMII"), /* txd7 */
[all …]
/kernel/linux/linux-5.10/drivers/phy/ti/
Dphy-gmii-sel.c193 .compatible = "ti,am3352-phy-gmii-sel",
197 .compatible = "ti,dra7xx-phy-gmii-sel",
201 .compatible = "ti,am43xx-phy-gmii-sel",
205 .compatible = "ti,dm814-phy-gmii-sel",
209 .compatible = "ti,am654-phy-gmii-sel",
395 .name = "phy-gmii-sel",
DMakefile10 obj-$(CONFIG_PHY_TI_GMII_SEL) += phy-gmii-sel.o
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dsocfpga_vt.dts40 phy-mode = "gmii";
76 phy-mode = "gmii";
Dgemini-nas4220b.dts103 pinctrl-gmii {
105 function = "gmii";
Dgemini-wbd222.dts137 pinctrl-gmii {
140 function = "gmii";
/kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-socfpga.c150 "altr,gmii-to-sgmii-converter", 0); in socfpga_dwmac_parse_data()
275 /* Overwrite val to GMII if splitter core is enabled. The phymode here in socfpga_gen5_set_phy_mode()
277 * EMAC core is GMII. in socfpga_gen5_set_phy_mode()
335 /* Overwrite val to GMII if splitter core is enabled. The phymode here in socfpga_gen10_set_phy_mode()
337 * EMAC core is GMII. in socfpga_gen10_set_phy_mode()
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe/
Ducc.txt50 i.e., "mii" (default), "rmii", "gmii", "rgmii", "rgmii-id" (Internal
66 phy-connection-type = "gmii";
/kernel/linux/linux-5.10/arch/mips/include/asm/octeon/
Dcvmx-helper-rgmii.h31 * Functions for RGMII/GMII/MII initialization, configuration,
43 * Returns Number of RGMII/GMII/MII ports (0-4).
/kernel/linux/linux-5.10/arch/mips/cavium-octeon/executive/
Dcvmx-helper-rgmii.c29 * Functions for RGMII/GMII/MII initialization, configuration,
50 * Returns Number of RGMII/GMII/MII ports (0-4).
68 * GMII/MII mode. This limits us to 2 ports in __cvmx_helper_rgmii_probe()
411 * 1 1 1 X Port 1: GMII/MII; Port 2: disabled. GMII or in __cvmx_helper_rgmii_link_set()
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/dsa/
Dar9331.txt47 phy-mode = "gmii";
82 phy-mode = "gmii";
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/fsl/
Dgef_ppc9a.dts145 phy-connection-type = "gmii";
168 phy-connection-type = "gmii";
Dgef_sbc610.dts143 phy-connection-type = "gmii";
166 phy-connection-type = "gmii";
Dge_imp3a.dts187 phy-connection-type = "gmii";
193 phy-connection-type = "gmii";

123456