• Home
  • Raw
  • Download

Lines Matching refs:a6xx

131 - freedreno/a6xx: incorrect rendering in asphalt 9
145 - freedreno/a6xx: skai/skqp fails
192 - freedreno/a6xx: broken rendering in playcanvas "after the flood"
208 - freedreno/a6xx: gpu hangs in google earth
222 - freedreno: minetest: alpha channel issue on a6xx
271 - freedreno/a6xx: pubg rendering glitches
1020 - ir3: Unconditionally enable MERGEDREGS on a6xx
1139 - freedreno/a6xx: Document dual-src blending enable bits
1174 - freedreno/a6xx: use firstIndex field
1181 - freedreno/a6xx: Force gl_Layer to 0 when necessary
1184 - freedreno/a6xx: Rename and document HLSQ_UPDATE_CNTL
1185 - freedreno/a6xx: Add some documentation for shared consts
1187 - freedreno/a6xx: Add stencilref register info
1214 - freedreno/a6xx: Fix CP_BIN_SIZE_ADDRESS name
1665 - freedreno/ir3: Define the bindful uniform/nonuniform desc modes for cat6 a6xx.
1689 - freedreno/a6xx: Improve layout testcase logging for UBWC fails.
1690 - freedreno/a6xx: Add a testcase for UBWC buffer sharing.
1692 - freedreno/a6xx: Fix UBWC blockheight for RG8.
1693 - freedreno/a6xx: Fix UBWC mipmap sizing.
1694 - freedreno/a6xx: Fix UBWC mipmapping height alignment.
1700 - freedreno/a6xx: Use LDC for UBO loads.
1702 - freedreno: Fix attempts to push UBO contents past the constlen on pre-a6xx.
1714 - freedreno/fdl: Separate the list of a6xx testcases from the the test code.
1716 - freedreno/a5xx: Set MIN_LAYERSZ on 3D textures like we do on a6xx.
1723 - freedreno/a6xx: Fix the size of buffer image views.
1730 - freedreno/ir3: Use RESINFO for a6xx image size queries.
1748 - freedreno/a6xx: Add support for ALPHA_TO_ONE.
1755 - freedreno/ir3: Drop the max_const on a6xx to 512.
1764 - freedreno/a6xx: Fix clip_halfz support.
1783 - freedreno/a6xx: Define the register fields for polygon fill mode.
1785 - freedreno/a6xx: Add support for polygon fill mode (as long as front==back).
1860 - freedreno/a6xx: Document the bit for the magic 32bit-uniforms-as-16b mode.
2719 - freedreno/a6xx: don't use gmem_alignw for imported buffers
2720 - freedreno/a6xx: split up gmem/tile alignment requirements
2721 - freedreno: reduce extra height alignment in a6xx layout
2722 - freedreno/a6xx: use RESOLVE_TS event
2730 - freedreno/a6xx: use nonbinning VS when GS is used
2754 - freedreno/a6xx: FETCHSIZE is PITCHALIGN
2761 - freedreno/a6xx: VSC "STRM_ARRAY_PITCH" is "STRM_LIMIT"
2762 - freedreno/a6xx: remove unnecessary OVERFLOW_FLAG_REG check
2772 - freedreno/registers: a6xx depth bounds test registers
2796 - freedreno/a6xx: set missing bary sysvals
2829 - freedreno/regs: update a6xx GRAS registers
2830 - freedreno/regs: update a6xx RB regs
2831 - freedreno/regs: update a6xx VPC regs
2832 - freedreno/regs: update a6xx PC regs
2974 - freedreno/a6xx: Set tfetch correctly for compressed formats
2976 - freedreno/a6xx: Create shader dependent streamout state at compile time
2977 - freedreno/a6xx: Map inputs to VFD entries up front
2978 - freedreno/a6xx: Allocate ringbuffer based on VFD count
2979 - freedreno/a6xx: Emit VFD setup as array writes
2980 - freedreno/a6xx: Avoid stalling for occlusion queries
2992 - freedreno/a6xx: Move per element offset to VFD_DECODE
2993 - freedreno/a6xx: Decouple VFD_FETCH and VFD_DECODE
2994 - freedreno/a6xx: Create stateobj for VFD_DECODE
2995 - freedreno/a6xx: Program VFD_DEST_CNTL from program stateobj
2996 - freedreno/a6xx: Turn on robustness extensions
2998 - freedreno/a6xx: Fix VFD_CONTROL emit
2999 - freedreno/a6xx: Don't write REG_A6XX_RB_SRGB_CNTL in restore
3000 - freedreno/a6xx: Set index buffer size to bo size
3003 - freedreno/a6xx: Don't blit with R2D_RAW
3004 - freedreno/a6xx: Move fd6_ifmt into fd6_blitter.c
3005 - freedreno/a6xx: Split out src and dst setup helpers for blit
3006 - freedreno/a6xx: Don't set unknown bit when tiling differs
3007 - freedreno/a6xx: Set src and dst rects outside blit loop
3008 - freedreno/a6xx: Program SP_2D_SRC_FORMAT outside blit loop
3009 - freedreno/a6xx: Consolidate computing blit_cntl
3010 - freedreno/a6xx: Don't emit src state when clearing
3011 - freedreno/a6xx: Separate stencil sysmem clear fix
3012 - freedreno/a6xx: Enable FMT6_10_10_10_2_UNORM blitting
3013 - freedreno/a6xx: Make blit_control helper a little more helpful
3014 - freedreno/a6xx: Program A6XX_SP_2D_SRC_FORMAT_COLOR_FORMAT based on dst format
3015 - freedreno/a6xx: Move REG_A6XX_SP_2D_SRC_FORMAT programming to helper
3016 - freedreno/a6xx: Move CP_SET_MARKER to setup helper
3017 - freedreno/a6xx: Program RB_UNKNOWN_8C01 in setup helper
3018 - freedreno/a6xx: Don't take pipe_blit_info in emit_blit_dst
3019 - freedreno/a6xx: Split clear and blit texture into different functions
3975 - freedreno/a6xx: small query cleanup
3976 - freedreno/a6xx: avoid unnecessary clearing VS DP state
3977 - freedreno/a6xx: move const state to single stateobj
3978 - freedreno/a6xx: move scissor state to stateobj
3979 - freedreno/a6xx: limit PROG_FB_RAST state emit
3980 - freedreno/a6xx: limit LRZ state emit
3981 - freedreno/a6xx: move blend-color to stateobj
3982 - freedreno/a6xx: combine sample mask into blend state
3983 - freedreno/a6xx: skip unnecessary MRT blend state
3984 - freedreno/a6xx: add OUT_PKT()
3985 - freedreno/a6xx: convert draw packet to OUT_PKT()
3986 - freedreno/a6xx: split out const emit
3988 - freedreno/a6xx: convert const emit to OUT_PKT()
3990 - freedreno/a6xx: more OUT_REG()
3992 - freedreno/a6xx: don't set SP_FS_CTRL_REG0.VARYING for fragcoord
3993 - freedreno/a6xx: fix LRZ hang
3994 - freedreno/a6xx: add some more formats
3996 - freedreno/a6xx: compressed blit fixes
3997 - freedreno/a6xx: enable tiled compressed textures
4003 - freedreno/gmem: relax alignment on a6xx
4012 - freedreno/a6xx: fix max-scissor opt
4050 - freedreno/gmem: make noscis debug actually do something on a6xx
4057 - freedreno/a6xx: LRZ fix for alpha-test
4058 - freedreno/a6xx: document LRZ flag buffer
4059 - freedreno/a6xx: fix vsc assert
4065 - freedreno/a6xx: sync registers from envytools
4066 - freedreno/a6xx: update depth-plane control regs
4067 - freedreno/a6xx: re-work LRZ state tracking
4068 - freedreno/a6xx: add early-lrz-late-z mode
4069 - freedreno/a6xx: also consider alpha-test for ztest-mode
4070 - freedreno/a6xx: more early-z
4092 - freedreno/a6xx: emit shader names in debug builds
4107 - freedreno/a6xx: set .MERGEREGS based on variant
4118 - freedreno/a6xx: defer userconst cmdstream size calculation
4131 - ci: remove some freedreno a6xx skips
4133 - freedreno/a6xx: de-duplicate vinterp/vpsrepl state building
4134 - freedreno/a6xx: use point-coord helper
4149 - freedreno/a6xx+ir3: stop generating pointless binning shaders
4159 - freedreno/a6xx: bail instead of crash for compile fails
4161 - freedreno/a6xx: don't enable early-z/lrz if no z-test
4212 - freedreno/a6xx: don't emit a bogus size for empty cb slots
4213 - freedreno/a6xx: fixup draw state earlier
4230 - freedreno/a6xx: fix occlusion query with more than one tile