Searched +full:0 +full:x00100 (Results 1 – 25 of 51) sorted by relevance
123
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/ |
D | amlogic,meson-gx-ao-cec.yaml | 90 reg = <0x00100 0x14>;
|
/kernel/linux/linux-5.10/drivers/usb/gadget/udc/ |
D | goku_udc.h | 12 * PCI BAR 0 points to these registers. 16 u32 int_status; /* 0x000 */ 18 #define INT_SUSPEND 0x00001 /* or resume */ 19 #define INT_USBRESET 0x00002 20 #define INT_ENDPOINT0 0x00004 21 #define INT_SETUP 0x00008 22 #define INT_STATUS 0x00010 23 #define INT_STATUSNAK 0x00020 24 #define INT_EPxDATASET(n) (0x00020 << (n)) /* 0 < n < 4 */ 25 # define INT_EP1DATASET 0x00040 [all …]
|
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/disp/ |
D | dp.h | 38 #define DPCD_RC00_DPCD_REV 0x00000 39 #define DPCD_RC01_MAX_LINK_RATE 0x00001 40 #define DPCD_RC02 0x00002 41 #define DPCD_RC02_ENHANCED_FRAME_CAP 0x80 42 #define DPCD_RC02_TPS3_SUPPORTED 0x40 43 #define DPCD_RC02_MAX_LANE_COUNT 0x1f 44 #define DPCD_RC03 0x00003 45 #define DPCD_RC03_MAX_DOWNSPREAD 0x01 46 #define DPCD_RC0E_AUX_RD_INTERVAL 0x0000e 49 #define DPCD_LC00_LINK_BW_SET 0x00100 [all …]
|
/kernel/linux/linux-5.10/arch/powerpc/include/asm/nohash/32/ |
D | pte-fsl-booke.h | 12 RPN...................... 0 0 U0 U1 U2 U3 UX SX UW SW UR SR 20 #define _PAGE_PRESENT 0x00001 /* S: PTE contains a translation */ 21 #define _PAGE_USER 0x00002 /* S: User page (maps to UR) */ 22 #define _PAGE_RW 0x00004 /* S: Write permission (SW) */ 23 #define _PAGE_DIRTY 0x00008 /* S: Page dirty */ 24 #define _PAGE_EXEC 0x00010 /* H: SX permission */ 25 #define _PAGE_ACCESSED 0x00020 /* S: Page referenced */ 27 #define _PAGE_ENDIAN 0x00040 /* H: E bit */ 28 #define _PAGE_GUARDED 0x00080 /* H: G bit */ 29 #define _PAGE_COHERENT 0x00100 /* H: M bit */ [all …]
|
/kernel/linux/linux-5.10/drivers/gpu/drm/arm/ |
D | malidp_regs.h | 20 #define MALIDP_DE_IRQ_UNDERRUN (1 << 0) 34 #define MALIDP500_SE_IRQ_CONF_MODE (1 << 0) 50 #define MALIDP550_SE_IRQ_EOW (1 << 0) 54 #define MALIDP550_DC_IRQ_CONF_VALID (1 << 0) 67 #define MALIDP_CFG_VALID (1 << 0) 68 #define MALIDP_DISP_FUNC_GAMMA (1 << 0) 75 #define MALIDP_REG_STATUS 0x00000 76 #define MALIDP_REG_SETIRQ 0x00004 77 #define MALIDP_REG_MASKIRQ 0x00008 78 #define MALIDP_REG_CLEARIRQ 0x0000c [all …]
|
/kernel/linux/linux-5.10/drivers/block/ |
D | umem.h | 18 #define MEMCTRLSTATUS_MAGIC 0x00 19 #define MM_MAGIC_VALUE (unsigned char)0x59 21 #define MEMCTRLSTATUS_BATTERY 0x04 22 #define BATTERY_1_DISABLED 0x01 23 #define BATTERY_1_FAILURE 0x02 24 #define BATTERY_2_DISABLED 0x04 25 #define BATTERY_2_FAILURE 0x08 27 #define MEMCTRLSTATUS_MEMORY 0x07 28 #define MEM_128_MB 0xfe 29 #define MEM_256_MB 0xfc [all …]
|
/kernel/linux/linux-5.10/drivers/net/ethernet/intel/ixgbevf/ |
D | regs.h | 7 #define IXGBE_VFCTRL 0x00000 8 #define IXGBE_VFSTATUS 0x00008 9 #define IXGBE_VFLINKS 0x00010 10 #define IXGBE_VFFRTIMER 0x00048 11 #define IXGBE_VFRXMEMWRAP 0x03190 12 #define IXGBE_VTEICR 0x00100 13 #define IXGBE_VTEICS 0x00104 14 #define IXGBE_VTEIMS 0x00108 15 #define IXGBE_VTEIMC 0x0010C 16 #define IXGBE_VTEIAC 0x00110 [all …]
|
/kernel/linux/patches/linux-5.10/prebuilts/usr/include/linux/ |
D | dm-user.h | 22 #define DM_USER_REQ_MAP_READ 0 35 #define DM_USER_REQ_MAP_FLAG_FAILFAST_DEV 0x00001 36 #define DM_USER_REQ_MAP_FLAG_FAILFAST_TRANSPORT 0x00002 37 #define DM_USER_REQ_MAP_FLAG_FAILFAST_DRIVER 0x00004 38 #define DM_USER_REQ_MAP_FLAG_SYNC 0x00008 39 #define DM_USER_REQ_MAP_FLAG_META 0x00010 40 #define DM_USER_REQ_MAP_FLAG_PRIO 0x00020 41 #define DM_USER_REQ_MAP_FLAG_NOMERGE 0x00040 42 #define DM_USER_REQ_MAP_FLAG_IDLE 0x00080 43 #define DM_USER_REQ_MAP_FLAG_INTEGRITY 0x00100 [all …]
|
/kernel/linux/linux-5.10/drivers/i2c/busses/ |
D | i2c-efm32.c | 17 #define REG_CTRL 0x00 18 #define REG_CTRL_EN 0x00001 19 #define REG_CTRL_SLAVE 0x00002 20 #define REG_CTRL_AUTOACK 0x00004 21 #define REG_CTRL_AUTOSE 0x00008 22 #define REG_CTRL_AUTOSN 0x00010 23 #define REG_CTRL_ARBDIS 0x00020 24 #define REG_CTRL_GCAMEN 0x00040 25 #define REG_CTRL_CLHR__MASK 0x00300 26 #define REG_CTRL_BITO__MASK 0x03000 [all …]
|
/kernel/linux/linux-5.10/arch/mips/include/asm/ |
D | msc01_ic.h | 18 #define MSC01_IC_RST_OFS 0x00008 /* Software reset */ 19 #define MSC01_IC_ENAL_OFS 0x00100 /* Int_in enable mask 31:0 */ 20 #define MSC01_IC_ENAH_OFS 0x00108 /* Int_in enable mask 63:32 */ 21 #define MSC01_IC_DISL_OFS 0x00120 /* Int_in disable mask 31:0 */ 22 #define MSC01_IC_DISH_OFS 0x00128 /* Int_in disable mask 63:32 */ 23 #define MSC01_IC_ISBL_OFS 0x00140 /* Raw int_in 31:0 */ 24 #define MSC01_IC_ISBH_OFS 0x00148 /* Raw int_in 63:32 */ 25 #define MSC01_IC_ISAL_OFS 0x00160 /* Masked int_in 31:0 */ 26 #define MSC01_IC_ISAH_OFS 0x00168 /* Masked int_in 63:32 */ 27 #define MSC01_IC_LVL_OFS 0x00180 /* Disable priority int_out */ [all …]
|
/kernel/linux/linux-5.10/drivers/memstick/host/ |
D | tifm_ms.c | 29 #define TIFM_MS_STAT_DRQ 0x04000 30 #define TIFM_MS_STAT_MSINT 0x02000 31 #define TIFM_MS_STAT_RDY 0x01000 32 #define TIFM_MS_STAT_CRC 0x00200 33 #define TIFM_MS_STAT_TOE 0x00100 34 #define TIFM_MS_STAT_EMP 0x00020 35 #define TIFM_MS_STAT_FUL 0x00010 36 #define TIFM_MS_STAT_CED 0x00008 37 #define TIFM_MS_STAT_ERR 0x00004 38 #define TIFM_MS_STAT_BRQ 0x00002 [all …]
|
/kernel/linux/linux-5.10/drivers/gpu/drm/rcar-du/ |
D | rcar_du_regs.h | 13 #define DU0_REG_OFFSET 0x00000 14 #define DU1_REG_OFFSET 0x30000 15 #define DU2_REG_OFFSET 0x40000 16 #define DU3_REG_OFFSET 0x70000 22 #define DSYSR 0x00000 /* display 1 */ 28 #define DSYSR_TVM_MASTER (0 << 6) 32 #define DSYSR_SCM_INT_NONE (0 << 4) 37 #define DSMR 0x00004 40 #define DSMR_DIPM_DISP (0 << 25) 50 #define DSMR_CDEM_CDE (0 << 13) [all …]
|
/kernel/linux/linux-5.10/drivers/scsi/aic7xxx/ |
D | aic79xx.h | 60 #define FALSE 0 63 #define ALL_CHANNELS '\0' 64 #define ALL_TARGETS_MASK 0xFFFF 65 #define INITIATOR_WILDCARD (~0) 66 #define SCB_LIST_NULL 0xFF00 68 #define QOUTFIFO_ENTRY_VALID 0x80 69 #define SCBID_IS_NULL(scbid) (((scbid) & 0xFF00 ) == SCB_LIST_NULL) 76 #define SCB_IS_SCSIBUS_B(ahd, scb) (0) 88 (0x01 << (SCB_GET_TARGET_OFFSET(ahd, scb))) 91 ((ahd_debug & AHD_SHOW_MASKED_ERRORS) == 0 \ [all …]
|
/kernel/linux/linux-5.10/drivers/scsi/ibmvscsi_tgt/ |
D | ibmvscsi_tgt.h | 27 #define MSG_HI 0 36 #define SRP_VIOLATION 0x102 /* general error code */ 55 #define LOCAL 0 70 #define ADAPT_SUCCESS 0L 139 SCSI_CDB = 0x01, 140 TASK_MANAGEMENT = 0x02, 141 /* MAD or addressed to port 0 */ 142 ADAPTER_MAD = 0x04, 143 UNSET_TYPE = 0x08, 166 #define CMD_FAST_FAIL BIT(0) [all …]
|
/kernel/linux/linux-5.10/arch/powerpc/include/asm/ |
D | mpic.h | 14 #define MPIC_GREG_BASE 0x01000 16 #define MPIC_GREG_FEATURE_0 0x00000 17 #define MPIC_GREG_FEATURE_LAST_SRC_MASK 0x07ff0000 19 #define MPIC_GREG_FEATURE_LAST_CPU_MASK 0x00001f00 21 #define MPIC_GREG_FEATURE_VERSION_MASK 0xff 22 #define MPIC_GREG_FEATURE_1 0x00010 23 #define MPIC_GREG_GLOBAL_CONF_0 0x00020 24 #define MPIC_GREG_GCONF_RESET 0x80000000 27 * 0b00 = pass through (interrupts routed to IRQ0) 28 * 0b01 = Mixed mode [all …]
|
/kernel/linux/linux-5.10/tools/testing/selftests/kvm/include/x86_64/ |
D | processor.h | 18 #define X86_CR4_VME (1ul << 0) 39 #define UNEXPECTED_VECTOR_PORT 0xfff0u 225 __asm__ __volatile__("mov %0, %%cr4" : : "r" (val) : "memory"); in set_cr4() 250 asm volatile("movq %0, %%"#__xmm : : "r"(__var) : #__xmm) 255 case 0: in set_xmm() 285 assert(n >= 0 && n <= 7); in get_xmm() 296 case 0: in get_xmm() 313 return 0; in get_xmm() 335 return kvm_get_supported_cpuid_index(function, 0); in kvm_get_supported_cpuid_entry() 380 #define X86_CR0_PE (1UL<<0) /* Protection Enable */ [all …]
|
/kernel/linux/linux-5.10/arch/x86/include/asm/ |
D | apicdef.h | 12 #define IO_APIC_DEFAULT_PHYS_BASE 0xfec00000 13 #define APIC_DEFAULT_PHYS_BASE 0xfee00000 21 #define APIC_ID 0x20 23 #define APIC_LVR 0x30 24 #define APIC_LVR_MASK 0xFF00FF 26 #define GET_APIC_VERSION(x) ((x) & 0xFFu) 27 #define GET_APIC_MAXLVT(x) (((x) >> 16) & 0xFFu) 29 # define APIC_INTEGRATED(x) ((x) & 0xF0u) 33 #define APIC_XAPIC(x) ((x) >= 0x14) 34 #define APIC_EXT_SPACE(x) ((x) & 0x80000000) [all …]
|
/kernel/linux/linux-5.10/drivers/gpu/drm/v3d/ |
D | v3d_regs.h | 14 WARN_ON((fieldval & ~field##_MASK) != 0); \ 23 #define V3D_HUB_AXICFG 0x00000 24 # define V3D_HUB_AXICFG_MAX_LEN_MASK V3D_MASK(3, 0) 25 # define V3D_HUB_AXICFG_MAX_LEN_SHIFT 0 26 #define V3D_HUB_UIFCFG 0x00004 27 #define V3D_HUB_IDENT0 0x00008 29 #define V3D_HUB_IDENT1 0x0000c 40 # define V3D_HUB_IDENT1_TVER_MASK V3D_MASK(3, 0) 41 # define V3D_HUB_IDENT1_TVER_SHIFT 0 43 #define V3D_HUB_IDENT2 0x00010 [all …]
|
/kernel/linux/linux-5.10/drivers/net/ethernet/intel/igc/ |
D | igc_regs.h | 8 #define IGC_CTRL 0x00000 /* Device Control - RW */ 9 #define IGC_STATUS 0x00008 /* Device Status - RO */ 10 #define IGC_EECD 0x00010 /* EEPROM/Flash Control - RW */ 11 #define IGC_CTRL_EXT 0x00018 /* Extended Device Control - RW */ 12 #define IGC_MDIC 0x00020 /* MDI Control - RW */ 13 #define IGC_MDICNFG 0x00E04 /* MDC/MDIO Configuration - RW */ 14 #define IGC_CONNSW 0x00034 /* Copper/Fiber switch control - RW */ 15 #define IGC_I225_PHPM 0x00E14 /* I225 PHY Power Management */ 18 #define IGC_RXPBS 0x02404 /* Rx Packet Buffer Size - RW */ 19 #define IGC_TXPBS 0x03404 /* Tx Packet Buffer Size - RW */ [all …]
|
/kernel/linux/linux-5.10/arch/mips/include/asm/sgi/ |
D | hpc3.h | 22 #define HPCDMA_EOX 0x80000000 /* last desc in chain for tx */ 23 #define HPCDMA_EOR 0x80000000 /* last desc in chain for rx */ 24 #define HPCDMA_EOXP 0x40000000 /* end of packet for tx */ 25 #define HPCDMA_EORP 0x40000000 /* end of packet for rx */ 26 #define HPCDMA_XIE 0x20000000 /* irq generated when at end of this desc */ 27 #define HPCDMA_XIU 0x01000000 /* Tx buffer in use by CPU. */ 28 #define HPCDMA_EIPC 0x00ff0000 /* SEEQ ethernet special xternal bytecount */ 29 #define HPCDMA_ETXD 0x00008000 /* set to one by HPC when packet tx'd */ 30 #define HPCDMA_OWN 0x00004000 /* Denotes ring buffer ownership on rx */ 31 #define HPCDMA_BCNT 0x00003fff /* size in bytes of this dma buffer */ [all …]
|
/kernel/linux/linux-5.10/drivers/net/ethernet/intel/e1000e/ |
D | regs.h | 7 #define E1000_CTRL 0x00000 /* Device Control - RW */ 8 #define E1000_STATUS 0x00008 /* Device Status - RO */ 9 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */ 10 #define E1000_EERD 0x00014 /* EEPROM Read - RW */ 11 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */ 12 #define E1000_FLA 0x0001C /* Flash Access - RW */ 13 #define E1000_MDIC 0x00020 /* MDI Control - RW */ 14 #define E1000_SCTL 0x00024 /* SerDes Control - RW */ 15 #define E1000_FCAL 0x00028 /* Flow Control Address Low - RW */ 16 #define E1000_FCAH 0x0002C /* Flow Control Address High -RW */ [all …]
|
/kernel/linux/linux-5.10/drivers/net/ethernet/dec/tulip/ |
D | tulip.h | 36 #define TULIP_BAR 0 /* CBIO */ 52 HAS_MII = 0x00001, 53 HAS_MEDIA_TABLE = 0x00002, 54 CSR12_IN_SROM = 0x00004, 55 ALWAYS_CHECK_MII = 0x00008, 56 HAS_ACPI = 0x00010, 57 MC_HASH_ONLY = 0x00020, /* Hash-only multicast filter. */ 58 HAS_PNICNWAY = 0x00080, 59 HAS_NWAY = 0x00040, /* Uses internal NWay xcvr. */ 60 HAS_INTR_MITIGATION = 0x00100, [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/amlogic/ |
D | meson-gx.dtsi | 29 hwrom_reserved: hwrom@0 { 30 reg = <0x0 0x0 0x0 0x1000000>; 36 reg = <0x0 0x10000000 0x0 0x200000>; 42 reg = <0x0 0x05000000 0x0 0x300000>; 49 size = <0x0 0x10000000>; 50 alignment = <0x0 0x400000>; 78 #address-cells = <0x2>; 79 #size-cells = <0x0>; 81 cpu0: cpu@0 { 84 reg = <0x0 0x0>; [all …]
|
/kernel/linux/linux-5.10/drivers/gpu/drm/rockchip/ |
D | rockchip_vop_reg.h | 11 #define RK3288_REG_CFG_DONE 0x0000 12 #define RK3288_VERSION_INFO 0x0004 13 #define RK3288_SYS_CTRL 0x0008 14 #define RK3288_SYS_CTRL1 0x000c 15 #define RK3288_DSP_CTRL0 0x0010 16 #define RK3288_DSP_CTRL1 0x0014 17 #define RK3288_DSP_BG 0x0018 18 #define RK3288_MCU_CTRL 0x001c 19 #define RK3288_INTR_CTRL0 0x0020 20 #define RK3288_INTR_CTRL1 0x0024 [all …]
|
/kernel/linux/linux-5.10/arch/mips/include/asm/sn/ |
D | ioc3.h | 30 u8 iu_ier; /* DLAB == 0 */ 34 u8 iu_rbr; /* read only, DLAB == 0 */ 35 u8 iu_thr; /* write only, DLAB == 0 */ 45 u8 fill[0x141]; /* starts at 0x141 */ 50 u8 fill0[0x151 - 0x142 - 1]; 56 u8 fill1[0x159 - 0x153 - 1]; 62 u8 fill2[0x16a - 0x15b - 1]; 67 u8 fill3[0x170 - 0x16b - 1]; 69 struct ioc3_uartregs uartb; /* 0x20170 */ 70 struct ioc3_uartregs uarta; /* 0x20178 */ [all …]
|
123