Home
last modified time | relevance | path

Searched full:gating (Results 1 – 25 of 344) sorted by relevance

12345678910>>...14

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/
Dmvebu-gated-clock.txt7 corresponding clock gating control bit in HW to ease manual clock
177 "marvell,armada-370-gating-clock" - for Armada 370 SoC clock gating
178 "marvell,armada-375-gating-clock" - for Armada 375 SoC clock gating
179 "marvell,armada-380-gating-clock" - for Armada 380/385 SoC clock gating
180 "marvell,armada-390-gating-clock" - for Armada 39x SoC clock gating
181 "marvell,armada-xp-gating-clock" - for Armada XP SoC clock gating
182 "marvell,mv98dx3236-gating-clock" - for 98dx3236 SoC clock gating
183 "marvell,dove-gating-clock" - for Dove SoC clock gating
184 "marvell,kirkwood-gating-clock" - for Kirkwood SoC clock gating
185 - reg : shall be the register address of the Clock Gating Control register
[all …]
Dzx296718-clk.txt10 zx296718 top clock selection, divider and gating
14 zx296718 device level clock selection and gating
17 zx296718 audio clock selection, divider and gating
Dzx296702-clk.txt10 zx296702 top clock selection, divider and gating
14 zx296702 device level clock selection and gating
Dimx8qxp-lpcg.yaml7 title: NXP i.MX8QXP LPCG (Low-Power Clock Gating) Clock bindings
17 This level of clock gating is provided after the clocks are generated
/kernel/linux/linux-5.10/drivers/clk/qcom/
Dclk-branch.h12 * struct clk_branch - gating clock with status bit and dynamic hardware gating
14 * @hwcg_reg: dynamic hardware clock gating register
15 * @hwcg_bit: ORed with @hwcg_reg to enable dynamic hardware clock gating
/kernel/linux/linux-5.10/drivers/staging/gasket/
Dapex.h12 /* Clock Gating ioctl. */
17 /* If set, enter clock gating state, regardless of custom block's
26 /* Enable/Disable clock gating. */
/kernel/linux/linux-5.10/sound/soc/intel/catpt/
Ddsp.c169 /* wait for SRAM power gating to propagate */ in catpt_dsp_set_srampge()
207 /* disable core clock gating */ in catpt_dsp_update_srampge()
212 /* enable core clock gating */ in catpt_dsp_update_srampge()
366 /* DRAM power gating all */ in lpt_dsp_power_down()
381 /* SRAM power gating none */ in lpt_dsp_power_up()
407 /* disable core clock gating */ in wpt_dsp_power_down()
420 /* switch clock gating */ in wpt_dsp_power_down()
428 /* SRAM power gating all */ in wpt_dsp_power_down()
440 /* enable core clock gating */ in wpt_dsp_power_down()
452 /* disable core clock gating */ in wpt_dsp_power_up()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/
Dintel_sseu.c160 /* TGL only supports slice-level power gating */ in gen12_sseu_info_init()
186 /* ICL has no power gating restrictions. */ in gen11_sseu_info_init()
263 /* No restrictions on Power Gating */ in gen10_sseu_info_init()
315 * CHV supports subslice power gating on devices with more than in cherryview_sseu_info_init()
316 * one subslice, and supports EU power gating on devices with in cherryview_sseu_info_init()
401 * SKL+ supports slice power gating on devices with more than in gen9_sseu_info_init()
402 * one slice, and supports EU power gating on devices with in gen9_sseu_info_init()
404 * power gating on devices with more than one subslice, and in gen9_sseu_info_init()
405 * supports EU power gating on devices with more than one EU in gen9_sseu_info_init()
508 * BDW supports slice power gating on devices with more than in bdw_sseu_info_init()
[all …]
/kernel/linux/linux-5.10/drivers/soc/tegra/
Dflowctrl.c84 /* pwr gating on wfe */ in flowctrl_cpu_suspend_enter()
99 * power-gating (like memory running off PLLP), in flowctrl_cpu_suspend_enter()
103 * while wfe for the power-gating, just like it in flowctrl_cpu_suspend_enter()
108 /* pwr gating on wfi */ in flowctrl_cpu_suspend_enter()
115 reg |= FLOW_CTRL_CSR_ENABLE; /* pwr gating */ in flowctrl_cpu_suspend_enter()
/kernel/linux/linux-5.10/drivers/clk/bcm/
Dclk-kona.h106 * Gating control and status is managed by a 32-bit gate register.
108 * There are several types of gating available:
111 * - hardware-only gating (auto-gating)
116 * - software-only gating
117 * Auto-gating is not available for this type of clock.
121 * To ensure a change to the gating status is complete, the
124 * - selectable hardware or software gating
125 * Gating for this type of clock can be configured to be either
133 u32 hw_sw_sel_bit; /* 0: hardware gating; 1: software gating */
/kernel/linux/linux-5.10/arch/arm/mach-ux500/
Dpm_domains.c21 * Handle the gating of the PM domain regulator here. in pd_power_off()
25 * callbacks, to be able to enable PM domain gating/ungating. in pd_power_off()
37 * callbacks, to be able to enable PM domain gating/ungating. in pd_power_on()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/inc/
Dhardwaremanager.h95 …PHM_PlatformCaps_DisableMGClockGating, /* to disable Medium Grain Clock Gating or…
96 …PHM_PlatformCaps_DisableMGCGTSSM, /* TO disable Medium Grain Clock Gating Sh…
98 PHM_PlatformCaps_DisablePowerGating, /* to disable power gating */
148 …PHM_PlatformCaps_UVDPowerGating, /* enable UVD power gating, supported from…
149 …PHM_PlatformCaps_UVDDynamicPowerGating, /* enable UVD Dynamic power gating, suppor…
150 …PHM_PlatformCaps_VCEPowerGating, /* Enable VCE power gating, supported for …
151 …PHM_PlatformCaps_SamuPowerGating, /* Enable SAMU power gating, supported for…
/kernel/linux/linux-5.10/drivers/gpu/drm/gma500/
Dpsb_device.c154 u32 gating = PSB_RSGX32(PSB_CR_CLKGATECTL); in psb_init_pm() local
155 gating &= ~3; /* Disable 2D clock gating */ in psb_init_pm()
156 gating |= 1; in psb_init_pm()
157 PSB_WSGX32(gating, PSB_CR_CLKGATECTL); in psb_init_pm()
/kernel/linux/linux-5.10/sound/pci/hda/
Dhda_jack.c196 /* A gating jack indicates the jack is invalid if gating is unplugged */ in jack_detect_update()
365 * snd_hda_jack_set_gating_jack - Set gating jack.
368 * @gating_nid: gating pin NID
370 * Indicates the gated jack is only valid when the gating jack is plugged.
376 struct hda_jack_tbl *gating = in snd_hda_jack_set_gating_jack() local
381 if (!gated || !gating) in snd_hda_jack_set_gating_jack()
385 gating->gated_jack = gated_nid; in snd_hda_jack_set_gating_jack()
407 * to make sure that all gating jacks properly have been set in snd_hda_jack_report_sync()
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/
Ddib3000mc.h48 int gating);
69 int gating) in dib3000mc_get_tuner_i2c_master() argument
/kernel/linux/linux-5.10/sound/soc/sof/intel/
Dhda-ipc.h43 /* Prevent clock gating (0 - cg allowed, 1 - DSP clock always on) */
45 /* Prevent power gating (0 - deep power state transitions allowed) */
Dhda-ctrl.c161 * enable/disable audio dsp clock gating and power gating bits.
169 /* enable/disable audio dsp clock gating */ in hda_dsp_ctrl_clock_power_gating()
178 /* enable/disable audio dsp power gating */ in hda_dsp_ctrl_clock_power_gating()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/core/
Ddc_vm_helper.c45 /* Pre-init system aperture start/end for all HUBP instances (if not gating?) in dc_setup_system_context()
46 * or cache system aperture if using power gating in dc_setup_system_context()
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/power/
Dfsl,imx-gpcv2.yaml13 The i.MX7S/D General Power Control (GPC) block contains Power Gating
19 described as subnodes of the power gating controller 'pgc' node.
Dfsl,imx-gpc.yaml14 counters and Power Gating Control (PGC).
18 described as subnodes of the power gating controller 'pgc' node of the GPC.
/kernel/linux/linux-5.10/drivers/misc/mei/
Dmei_dev.h285 * @pg_state : power gating state of the device
287 * @pg_is_enabled : is power gating enabled
354 * enum mei_pg_event - power gating transition events
356 * @MEI_PG_EVENT_IDLE: the driver is not in power gating transition
371 * enum mei_pg_state - device internal power gating state
432 * @pg_event : power gating event
513 * Power Gating support
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
Dvcn_v3_0.c645 * vcn_v3_0_disable_clock_gating - disable VCN clock gating
650 * Disable clock gating for VCN block
785 /* enable sw clock gating control */ in vcn_v3_0_clock_gating_dpg_mode()
815 /* turn off clock gating */ in vcn_v3_0_clock_gating_dpg_mode()
819 /* turn on SUVD clock gating */ in vcn_v3_0_clock_gating_dpg_mode()
829 * vcn_v3_0_enable_clock_gating - enable VCN clock gating
834 * Enable clock gating for VCN block
904 /* enable dynamic power gating mode */ in vcn_v3_0_start_dpg_mode()
913 /* enable clock gating */ in vcn_v3_0_start_dpg_mode()
1059 /* disable VCN power gating */ in vcn_v3_0_start()
[all …]
Dvcn_v1_0.c442 * vcn_v1_0_disable_clock_gating - disable VCN clock gating
445 * @sw: enable SW clock gating
447 * Disable clock gating for VCN block
569 * vcn_v1_0_enable_clock_gating - enable VCN clock gating
572 * @sw: enable SW clock gating
574 * Enable clock gating for VCN block
656 /* enable sw clock gating control */ in vcn_v1_0_clock_gating_dpg_mode()
685 /* turn off clock gating */ in vcn_v1_0_clock_gating_dpg_mode()
688 /* turn on SUVD clock gating */ in vcn_v1_0_clock_gating_dpg_mode()
803 /* disable clock gating */ in vcn_v1_0_start_spg_mode()
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-socfpga/
Dself-refresh.S48 /* Enable dynamic clock gating in the Power Control Register. */
115 /* Disable dynamic clock gating in the Power Control Register. */
/kernel/linux/linux-5.10/drivers/media/platform/s5p-mfc/
Ds5p_mfc_pm.c98 /* prepare for software clock gating */ in s5p_mfc_power_on()
113 /* finish software clock gating */ in s5p_mfc_power_off()

12345678910>>...14