Searched +full:vdd +full:- +full:micbias +full:- +full:supply (Results 1 – 25 of 30) sorted by relevance
12
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/ |
D | qcom,msm8916-wcd-analog.txt | 8 - compatible = "qcom,pm8916-wcd-analog-codec"; 9 - reg: represents the slave base address provided to the peripheral. 10 - interrupts: List of interrupts in given SPMI peripheral. 11 - interrupt-names: Names specified to above list of interrupts in same 13 "cdc_spk_cnp_int" - Speaker click and pop interrupt. 14 "cdc_spk_clip_int" - Speaker clip interrupt. 15 "cdc_spk_ocp_int" - Speaker over current protect interrupt. 16 "mbhc_ins_rem_det1" - jack insert removal detect interrupt 1. 17 "mbhc_but_rel_det" - button release interrupt. 18 "mbhc_but_press_det" - button press event [all …]
|
D | qcom,wcd9335.txt | 3 Qualcomm WCD9335 Codec is a standalone Hi-Fi audio codec IC, supports 5 the MSM8996, MSM8976, and MSM8956 chipsets. It has in-built 11 - compatible: 21 - reg 26 - interrupts 28 Value type: <prop-encoded-array> 31 - interrupt-names: 37 - reset-gpios: 42 - slim-ifc-dev: 47 - clocks: [all …]
|
D | qcom,wcd934x.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org> 13 Qualcomm WCD9340/WCD9341 Codec is a standalone Hi-Fi audio codec IC. 14 It has in-built Soundwire controller, pin controller, interrupt mux and 27 reset-gpios: 31 slim-ifc-dev: true 36 clock-names: 39 vdd-buck-supply: [all …]
|
D | da7219.txt | 8 - compatible : Should be "dlg,da7219" 9 - reg: Specifies the I2C slave address 11 - interrupts : IRQ line info for DA7219. 12 (See Documentation/devicetree/bindings/interrupt-controller/interrupts.txt for 15 - VDD-supply: VDD power supply for the device 16 - VDDMIC-supply: VDDMIC power supply for the device 17 - VDDIO-supply: VDDIO power supply for the device 22 - interrupt-names : Name associated with interrupt line. Should be "wakeup" if 24 - wakeup-source: Flag to indicate this device can wake system (suspend/resume). 26 - #clock-cells : Should be set to '<1>', two clock sources provided; [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/qcom/ |
D | pm8916.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/iio/qcom,spmi-vadc.h> 3 #include <dt-bindings/input/linux-event-codes.h> 4 #include <dt-bindings/interrupt-controller/irq.h> 5 #include <dt-bindings/spmi/spmi.h> 10 compatible = "qcom,pm8916", "qcom,spmi-pmic"; 12 #address-cells = <1>; 13 #size-cells = <0>; 16 compatible = "qcom,pm8916-pon"; 18 mode-bootloader = <0x2>; [all …]
|
/kernel/linux/linux-5.10/arch/arm/boot/dts/ |
D | exynos4412-odroidx.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Hardkernel's Exynos4412 based ODROID-X board device tree source 7 * Device tree source file for Hardkernel's ODROID-X board which is based 11 /dts-v1/; 12 #include "exynos4412-odroid-common.dtsi" 15 model = "Hardkernel ODROID-X board based on Exynos4412"; 16 compatible = "hardkernel,odroid-x", "samsung,exynos4412", "samsung,exynos4"; 24 compatible = "gpio-leds"; 28 default-state = "on"; 29 linux,default-trigger = "heartbeat"; [all …]
|
D | exynos4412-odroidu3.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Hardkernel's Exynos4412 based ODROID-U3 board device tree source 7 * Device tree source file for Hardkernel's ODROID-U3 board which is based 11 /dts-v1/; 12 #include "exynos4412-odroid-common.dtsi" 13 #include "exynos4412-prime.dtsi" 16 model = "Hardkernel ODROID-U3 board based on Exynos4412"; 17 compatible = "hardkernel,odroid-u3", "samsung,exynos4412", "samsung,exynos4"; 25 compatible = "gpio-leds"; 29 default-state = "on"; [all …]
|
D | imx6qdl-sabresd.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include <dt-bindings/clock/imx6qdl-clock.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 12 stdout-path = &uart1; 20 reg_usb_otg_vbus: regulator-usb-otg-vbus { 21 compatible = "regulator-fixed"; 22 regulator-name = "usb_otg_vbus"; 23 regulator-min-microvolt = <5000000>; 24 regulator-max-microvolt = <5000000>; [all …]
|
D | tegra124-nyan.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 13 stdout-path = "serial0:115200n8"; 19 * missing a unit-address. However, the bootloader on these Chromebook 21 * Adding the unit-address causes the bootloader to create a /memory 33 /delete-node/ memory@80000000; 39 vdd-supply = <&vdd_3v3_hdmi>; 40 pll-supply = <&vdd_hdmi_pll>; 41 hdmi-supply = <&vdd_5v0_hdmi>; 43 nvidia,ddc-i2c-bus = <&hdmi_ddc>; [all …]
|
D | omap3-n900.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 * Copyright (C) 2013-2014 Aaro Koskinen <aaro.koskinen@iki.fi> 7 /dts-v1/; 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/leds/common.h> 14 * Default secure signed bootloader (Nokia X-Loader) does not enable L3 firewall 16 * blocks then kernel receive "Unhandled fault: external abort on non-linefetch" 17 * and crash. Until somebody fix omap-aes.c and omap_hwmod_3xxx_data.c code (no 33 compatible = "nokia,omap3-n900", "ti,omap3430", "ti,omap3"; 46 cpu0-supply = <&vcc>; [all …]
|
D | dra76-evm.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2017 Texas Instruments Incorporated - https://www.ti.com/ 5 /dts-v1/; 8 #include "dra7-evm-common.dtsi" 9 #include "dra76x-mmc-iodelay.dtsi" 10 #include <dt-bindings/net/ti-dp83867.h> 14 compatible = "ti,dra76-evm", "ti,dra762", "ti,dra7"; 28 reserved-memory { 29 #address-cells = <2>; 30 #size-cells = <2>; [all …]
|
D | exynos4412-midas.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 12 /dts-v1/; 14 #include "exynos4412-ppmu-common.dtsi" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/input/input.h> 17 #include <dt-bindings/interrupt-controller/irq.h> 18 #include <dt-bindings/clock/maxim,max77686.h> 19 #include <dt-bindings/pinctrl/samsung.h> 30 stdout-path = &serial_2; 34 compatible = "samsung,secure-firmware"; [all …]
|
D | tegra20-harmony.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 18 stdout-path = "serial0:115200n8"; 37 hdmi-supply = <&vdd_5v0_hdmi>; 38 vdd-supply = <&hdmi_vdd_reg>; 39 pll-supply = <&hdmi_pll_reg>; 41 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 42 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) 48 pinctrl-names = "default"; [all …]
|
D | tegra124-venice2.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 18 stdout-path = "serial0:115200n8"; 29 vdd-supply = <&vdd_3v3_hdmi>; 30 pll-supply = <&vdd_hdmi_pll>; 31 hdmi-supply = <&vdd_5v0_hdmi>; 33 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 34 nvidia,hpd-gpio = 41 avdd-io-hdmi-dp-supply = <&vdd_1v05_run>; [all …]
|
D | exynos5410-odroidxu.dts | 1 // SPDX-License-Identifier: GPL-2.0 10 /dts-v1/; 12 #include <dt-bindings/clock/maxim,max77802.h> 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/interrupt-controller/irq.h> 15 #include <dt-bindings/sound/samsung-i2s.h> 16 #include "exynos54xx-odroidxu-leds.dtsi" 20 compatible = "hardkernel,odroid-xu", "samsung,exynos5410", "samsung,exynos5"; 28 stdout-path = "serial2:115200n8"; 32 pinctrl-0 = <&emmc_nrst_pin>; [all …]
|
D | tegra30-cardhu.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 13 * use tegra30-cardhu-a02.dts, Cardhu fab version A04 and later, use 14 * tegra30-cardhu-a04.dts. 17 * The sticker will have number like 600-81291-1000-002 C.3. In this 4th 19 * The (downstream internal) U-Boot of Cardhu display the board-id as 40 stdout-path = "serial0:115200n8"; 51 avdd-pexb-supply = <&ldo1_reg>; 52 vdd-pexb-supply = <&ldo1_reg>; 53 avdd-pex-pll-supply = <&ldo1_reg>; [all …]
|
D | dra7-evm.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/ 5 /dts-v1/; 8 #include "dra7-evm-common.dtsi" 9 #include "dra74x-mmc-iodelay.dtsi" 13 compatible = "ti,dra7-evm", "ti,dra742", "ti,dra74", "ti,dra7"; 20 evm_12v0: fixedregulator-evm_12v0 { 21 /* main supply */ 22 compatible = "regulator-fixed"; 23 regulator-name = "evm_12v0"; [all …]
|
D | am335x-pepper.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2014 Gumstix, Inc. - https://www.gumstix.com/ 5 /dts-v1/; 7 #include <dt-bindings/input/input.h> 12 compatible = "gumstix,am335x-pepper", "ti,am33xx"; 16 cpu0-supply = <&dcdc3_reg>; 26 compatible = "gpio-keys"; 30 compatible = "gpio-leds"; 38 compatible = "ti,da830-evm-audio"; 42 compatible = "regulator-fixed"; [all …]
|
D | tegra20-ventana.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 6 #include "tegra20-cpu-opp.dtsi" 19 stdout-path = "serial0:115200n8"; 38 vdd-supply = <&hdmi_vdd_reg>; 39 pll-supply = <&hdmi_pll_reg>; 41 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 42 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) 48 pinctrl-names = "default"; [all …]
|
D | tegra20-acer-a500-picasso.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/gpio-keys.h> 5 #include <dt-bindings/input/input.h> 6 #include <dt-bindings/thermal/thermal.h> 9 #include "tegra20-cpu-opp.dtsi" 10 #include "tegra20-cpu-opp-microvolt.dtsi" 31 * pre-existing /chosen node to be available to insert the 40 reserved-memory { 41 #address-cells = <1>; [all …]
|
D | tegra20-seaboard.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 18 stdout-path = "serial0:115200n8"; 37 vdd-supply = <&hdmi_vdd_reg>; 38 pll-supply = <&hdmi_pll_reg>; 39 hdmi-supply = <&vdd_hdmi>; 41 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 42 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7) 48 pinctrl-names = "default"; [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/ |
D | imx8mq-librem5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright 2018-2020 Purism SPC 6 /dts-v1/; 8 #include "dt-bindings/input/input.h" 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include "dt-bindings/pwm/pwm.h" 11 #include "dt-bindings/usb/pd.h" 18 backlight_dsi: backlight-dsi { 19 compatible = "led-backlight"; 23 pmic_osc: clock-pmic { [all …]
|
/kernel/linux/linux-5.10/sound/soc/codecs/ |
D | msm8916-wcd-analog.c | 1 // SPDX-License-Identifier: GPL-2.0 110 #define MICB_VOLTAGE_REGVAL(v) (((v - MICB_MIN_VAL)/MICB_STEP_SIZE) << 3) 284 "vdd-cdc-io", 285 "vdd-cdc-tx-rx-cx", 359 if (wcd->micbias_mv) { in pm8916_wcd_analog_micbias_enable() 362 MICB_VOLTAGE_REGVAL(wcd->micbias_mv)); in pm8916_wcd_analog_micbias_enable() 364 * Special headset needs MICBIAS as 2.7V so wait for in pm8916_wcd_analog_micbias_enable() 365 * 50 msec for the MICBIAS to reach 2.7 volts. in pm8916_wcd_analog_micbias_enable() 367 if (wcd->micbias_mv >= 2700) in pm8916_wcd_analog_micbias_enable() 395 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); in pm8916_wcd_analog_enable_micbias_int() [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/exynos/ |
D | exynos5433-tm2-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 11 /dts-v1/; 13 #include <dt-bindings/clock/samsung,s2mps11.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/input/input.h> 16 #include <dt-bindings/interrupt-controller/irq.h> 17 #include <dt-bindings/sound/samsung-i2s.h> 48 stdout-path = &serial_1; 56 gpio-keys { 57 compatible = "gpio-keys"; [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/rockchip/ |
D | rk3399-gru.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 * Copyright 2016-2017 Google, Inc 8 #include <dt-bindings/input/input.h> 10 #include "rk3399-op1-opp.dtsi" 14 stdout-path = "serial2:115200n8"; 23 * - Rails that only connect to the EC (or devices that the EC talks to) 25 * - Rails _are_ included if the rails go to the AP even if the AP 34 * - The EC controls the enable and the EC always enables a rail as 36 * - The rails are actually connected to each other by a jumper and 41 ppvar_sys: ppvar-sys { [all …]
|
12