Searched refs:A9 (Results 1 – 25 of 70) sorted by relevance
123
| /kernel/linux/linux-5.10/arch/c6x/lib/ |
| D | csum_64plus.S | 27 ZERO .D1 A9 ; csum (a side)
50 || ADD .L1 A16,A9,A9
56 || ADD .L1X A9,B9,A9 ; add csum from a and b sides
73 ADD .L1 A16,A9,A9
76 || ADD .L1 A8,A9,A9
92 ADD .S1 A8,A9,A9
94 || ADD .S1 A0,A9,A9
102 ADD .S1 A7,A9,A9
106 || ADD .S1 A0,A9,A9
126 ADD .S1 A7,A9,A9
[all …]
|
| D | memcpy_64plus.S | 22 [B0] LDNW .D2T1 *B4++,A9
30 [B0] STNW .D1T1 A9,*A3++ ; return when len < 8
34 LDNDW .D2T1 *B4++,A9:A8
39 || STNDW .D1T1 A9:A8,*A3++
|
| D | strasgi.S | 22 ldw .d2t1 *B4++, A9
53 || mv .s2x A9, B5
56 [B0] ldw .d2t1 *B4++, A9
74 [B0] stw .d1t1 A9, *A4++
|
| /kernel/linux/linux-5.10/arch/arm/mach-prima2/ |
| D | Kconfig | 21 bool "CSR SiRFSoC ATLAS6 ARM Cortex A9 Platform"
25 Support for CSR SiRFSoC ARM Cortex A9 Platform
37 bool "CSR SiRFSoC PRIMA2 ARM Cortex A9 Platform"
43 Support for CSR SiRFSoC ARM Cortex A9 Platform
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/ |
| D | scu.txt | 3 As part of the MPCore complex, Cortex-A5 and Cortex-A9 are provided
9 - Cortex-A9: see DDI0407E Cortex-A9 MPCore Technical Reference Manual
|
| /kernel/linux/linux-5.10/arch/arm/mach-zynq/ |
| D | Kconfig | 3 bool "Xilinx Zynq ARM Cortex A9 Platform"
18 Support for Xilinx Zynq ARM Cortex A9 Platform
|
| /kernel/linux/linux-5.10/arch/arm/mach-artpec/ |
| D | Kconfig | 9 bool "Axis ARTPEC-6 ARM Cortex A9 Platform"
20 Support for Axis ARTPEC-6 ARM Cortex A9 Platform
|
| /kernel/linux/linux-5.10/arch/arm/include/debug/ |
| D | vexpress.S | 26 @ - the original A9 core tile (based on ARM Cortex-A9 r0p1)
|
| /kernel/linux/linux-5.10/arch/arm/mach-vexpress/ |
| D | Kconfig | 31 - LogicTile Express 13MG (V2F-2XV6) with A5, A7, A9 or A15 SMMs
42 bool "Enable A5 and A9 only errata work-arounds"
49 based on Cortex-A5 and Cortex-A9 processors. In order to
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | arm-realview-eb-a9mp.dts | 27 model = "ARM RealView EB Cortex A9 MPCore";
30 * This is the Cortex A9 MPCore tile used with the
|
| D | vexpress-v2p-ca9.dts | 6 * Cortex-A9 MPCore (V2P-CA9)
234 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
277 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
291 /* Cortex-A9 system supply, Cores, MPEs, SCU and PL310 logic */
|
| D | arm-realview-pbx-a9.dts | 28 * This is the RealView Platform Baseboard Explore for Cortex-A9
31 model = "ARM RealView Platform Baseboard Explore for Cortex-A9";
|
| /kernel/linux/linux-5.10/Documentation/arm/sti/ |
| D | stih415-overview.rst | 13 - ARM Cortex-A9 1.0 GHz, dual-core CPU
|
| D | stih416-overview.rst | 12 - ARM Cortex-A9 1.2 GHz dual core CPU
|
| D | stih407-overview.rst | 13 - ARM Cortex-A9 1.5 GHz dual core CPU (28nm)
|
| D | stih418-overview.rst | 13 - ARM Cortex-A9 1.5 GHz quad core CPU (28nm)
|
| /kernel/linux/linux-5.10/arch/arm/mach-tango/ |
| D | Kconfig | 5 # Cortex-A9 MPCore r3p0, PL310 r3p2
|
| /kernel/linux/linux-5.10/Documentation/admin-guide/device-mapper/ |
| D | dm-raid.rst | 146 A5 A6 A7 A8 A9 A9 A10 A11 A12
150 A6 A5 A9 A7 A8 A10 A9 A12 A11
164 A5 A6 A7 A8 A9 A9 A10 A11 A12
165 A6 A5 A9 A7 A8 A10 A9 A12 A11
|
| /kernel/linux/linux-5.10/arch/arm/mach-rockchip/ |
| D | Kconfig | 23 Support for Rockchip's Cortex-A9 Single-to-Quad-Core-SoCs
|
| /kernel/linux/linux-5.10/arch/arm/mach-npcm/ |
| D | Kconfig | 29 Nuvoton NPCM7xx BMC based on the Cortex A9.
|
| /kernel/linux/linux-5.10/arch/arm/mach-realview/ |
| D | Kconfig | 54 bool "Support Multicore Cortex-A9 Tile"
96 bool "Support RealView(R) Platform Baseboard Explore for Cortex-A9"
|
| /kernel/linux/linux-5.10/arch/arm/mach-tegra/ |
| D | reset-handler.S | 154 # Tegra20 is a Cortex-A9 r1p1
170 # Tegra30 is a Cortex-A9 r2p9
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/ |
| D | st,sti-irq-syscfg.txt | 14 - st,syscfg : Phandle to Cortex-A9 IRQ system config registers
|
| D | marvell,armada-370-xp-mpic.txt | 24 connected as a slave to the Cortex-A9 GIC. The provided interrupt
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/timer/ |
| D | arm,twd.txt | 3 ARM 11MP, Cortex-A5 and Cortex-A9 are often associated with a per-core
|
123