Home
last modified time | relevance | path

Searched refs:CLK_TOP_A1SYS_HP_SEL (Results 1 – 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/include/dt-bindings/clock/
Dmt7622-clk.h82 #define CLK_TOP_A1SYS_HP_SEL 70 macro
Dmt2712-clk.h172 #define CLK_TOP_A1SYS_HP_SEL 141 macro
/kernel/linux/linux-5.10/drivers/clk/mediatek/
Dclk-mt7622.c549 MUX_GATE(CLK_TOP_A1SYS_HP_SEL, "a1sys_hp_sel", a1sys_hp_parents,
Dclk-mt2712.c832 MUX_GATE(CLK_TOP_A1SYS_HP_SEL, "a1sys_hp_sel",
/kernel/linux/linux-5.10/arch/arm64/boot/dts/mediatek/
Dmt7622.dtsi672 assigned-clocks = <&topckgen CLK_TOP_A1SYS_HP_SEL>,
Dmt2712e.dtsi289 <&topckgen CLK_TOP_A1SYS_HP_SEL>,