| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | navi14_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in navi14_reg_base_init()
|
| D | navi12_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in navi12_reg_base_init()
|
| D | navi10_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in navi10_reg_base_init()
|
| D | sienna_cichlid_reg_init.c | 37 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in sienna_cichlid_reg_base_init()
|
| D | arct_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in arct_reg_base_init()
|
| D | vega10_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in vega10_reg_base_init()
|
| D | vega20_reg_init.c | 36 adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i])); in vega20_reg_base_init()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/ |
| D | navi10_ip_offset.h | 79 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0, 0, 0, 0, 0 } }, variable
|
| D | navi12_ip_offset.h | 109 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0x02408800, 0, 0, 0 } }, variable
|
| D | vega20_ip_offset.h | 81 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0, 0, 0, 0, 0 } }, variable
|
| D | navi14_ip_offset.h | 109 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0x02408800, 0, 0, 0 } }, variable
|
| D | sienna_cichlid_ip_offset.h | 109 static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0x02408800, 0, 0, 0 } }, variable
|
| D | vega10_ip_offset.h | 148 static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0, 0, 0, 0 } }, variable
|
| D | renoir_ip_offset.h | 144 static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0x02408800, 0, 0, 0 } }, variable
|
| D | arct_ip_offset.h | 87 static const struct IP_BASE MMHUB_BASE ={ { { { 0x00012440, 0x0001A000, 0x00408800, 0, 0… variable
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce120/ |
| D | dce120_resource.c | 150 #define MMHUB_BASE(seg) \ macro
154 .reg_name = MMHUB_BASE(mm ## reg_name ## _BASE_IDX) + \
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_resource.c | 208 #define MMHUB_BASE(seg) \ macro
212 .reg_name = MMHUB_BASE(mm ## reg_name ## _BASE_IDX) + \
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn21/ |
| D | dcn21_resource.c | 363 #define MMHUB_BASE(seg) \ macro
367 .reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/ |
| D | dcn30_resource.c | 296 #define MMHUB_BASE(seg) \ macro
300 .reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_resource.c | 530 #define MMHUB_BASE(seg) \ macro
534 .reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \
|