Home
last modified time | relevance | path

Searched refs:TRANSCODER_A (Results 1 – 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/i915/
Di915_pci.c43 [TRANSCODER_A] = PIPE_A_OFFSET, \
46 [TRANSCODER_A] = TRANSCODER_A_OFFSET, \
51 [TRANSCODER_A] = PIPE_A_OFFSET, \
55 [TRANSCODER_A] = TRANSCODER_A_OFFSET, \
61 [TRANSCODER_A] = PIPE_A_OFFSET, \
66 [TRANSCODER_A] = TRANSCODER_A_OFFSET, \
73 [TRANSCODER_A] = PIPE_A_OFFSET, \
79 [TRANSCODER_A] = TRANSCODER_A_OFFSET, \
87 [TRANSCODER_A] = PIPE_A_OFFSET, \
92 [TRANSCODER_A] = TRANSCODER_A_OFFSET, \
[all …]
Dintel_device_info.c468 info->cpu_transcoder_mask &= ~BIT(TRANSCODER_A); in intel_device_info_runtime_init()
Di915_irq.c2855 u32 trans_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | in gen11_display_irq_reset()
3393 u32 trans_mask = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | in gen8_de_irq_postinstall()
Di915_reg.h255 INTEL_INFO(dev_priv)->trans_offsets[TRANSCODER_A] + (reg) + \
4489 0 : ((trans) - TRANSCODER_A + 1) * 8)
7914 [TRANSCODER_A] = _CHICKEN_TRANS_A, \
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/
Ddisplay.c193 for (trans = TRANSCODER_A; trans <= TRANSCODER_EDP; trans++) { in emulate_monitor_status_change()
198 vgpu_vreg_t(vgpu, TRANS_DDI_FUNC_CTL(TRANSCODER_A)) &= in emulate_monitor_status_change()
255 vgpu_vreg_t(vgpu, PIPE_DATA_M1(TRANSCODER_A)) = 63 << TU_SIZE_SHIFT; in emulate_monitor_status_change()
256 vgpu_vreg_t(vgpu, PIPE_DATA_M1(TRANSCODER_A)) |= 0x5b425e; in emulate_monitor_status_change()
257 vgpu_vreg_t(vgpu, PIPE_DATA_N1(TRANSCODER_A)) = 0x800000; in emulate_monitor_status_change()
258 vgpu_vreg_t(vgpu, PIPE_LINK_M1(TRANSCODER_A)) = 0x3cd6e; in emulate_monitor_status_change()
259 vgpu_vreg_t(vgpu, PIPE_LINK_N1(TRANSCODER_A)) = 0x80000; in emulate_monitor_status_change()
310 vgpu_vreg_t(vgpu, TRANS_DDI_FUNC_CTL(TRANSCODER_A)) |= in emulate_monitor_status_change()
340 vgpu_vreg_t(vgpu, TRANS_DDI_FUNC_CTL(TRANSCODER_A)) |= in emulate_monitor_status_change()
389 vgpu_vreg_t(vgpu, PIPE_DATA_M1(TRANSCODER_A)) = 63 << TU_SIZE_SHIFT; in emulate_monitor_status_change()
[all …]
Dhandlers.c2163 MMIO_D(HTOTAL(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2164 MMIO_D(HBLANK(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2165 MMIO_D(HSYNC(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2166 MMIO_D(VTOTAL(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2167 MMIO_D(VBLANK(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2168 MMIO_D(VSYNC(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2169 MMIO_D(BCLRPAT(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2170 MMIO_D(VSYNCSHIFT(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2171 MMIO_D(PIPESRC(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2202 MMIO_D(PIPE_DATA_M1(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
Dintel_display.h105 TRANSCODER_A = PIPE_A, enumerator
126 case TRANSCODER_A: in transcoder_name()
Dintel_hdcp.c253 case TRANSCODER_A: in intel_hdcp_get_repeater_ctl()
1940 case TRANSCODER_A ... TRANSCODER_D: in intel_get_mei_fw_tc()
Dintel_ddi.c3878 [PORT_B] = TRANSCODER_A, in gen9_chicken_trans_reg_by_port()
3881 [PORT_E] = TRANSCODER_A, in gen9_chicken_trans_reg_by_port()
4282 u32 transcoders = BIT(TRANSCODER_A) | BIT(TRANSCODER_B) | in bdw_get_trans_port_sync_config()
Dintel_psr.c587 return trans == TRANSCODER_A; in transcoder_has_psr2()
Dintel_dp.c1965 if (IS_GEN(dev_priv, 11) && pipe_config->cpu_transcoder != TRANSCODER_A) in intel_dp_source_supports_fec()
Dintel_display.c19006 TRANSCODER_A, in intel_display_capture_error_state()