Home
last modified time | relevance | path

Searched refs:base_address (Results 1 – 25 of 83) sorted by relevance

1234

/kernel/linux/linux-5.10/drivers/char/xilinx_hwicap/
Dbuffer_icap.c90 return in_be32(drvdata->base_address + XHI_STATUS_REG_OFFSET); in buffer_icap_get_status()
101 static inline u32 buffer_icap_get_bram(void __iomem *base_address, in buffer_icap_get_bram() argument
104 return in_be32(base_address + (offset << 2)); in buffer_icap_get_bram()
115 static inline bool buffer_icap_busy(void __iomem *base_address) in buffer_icap_busy() argument
117 u32 status = in_be32(base_address + XHI_STATUS_REG_OFFSET); in buffer_icap_busy()
129 static inline void buffer_icap_set_size(void __iomem *base_address, in buffer_icap_set_size() argument
132 out_be32(base_address + XHI_SIZE_REG_OFFSET, data); in buffer_icap_set_size()
143 static inline void buffer_icap_set_offset(void __iomem *base_address, in buffer_icap_set_offset() argument
146 out_be32(base_address + XHI_BRAM_OFFSET_REG_OFFSET, data); in buffer_icap_set_offset()
159 static inline void buffer_icap_set_rnc(void __iomem *base_address, in buffer_icap_set_rnc() argument
[all …]
Dfifo_icap.c97 out_be32(drvdata->base_address + XHI_WF_OFFSET, data); in fifo_icap_fifo_write()
108 u32 data = in_be32(drvdata->base_address + XHI_RF_OFFSET); in fifo_icap_fifo_read()
121 out_be32(drvdata->base_address + XHI_SZ_OFFSET, data); in fifo_icap_set_read_size()
130 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_WRITE_MASK); in fifo_icap_start_config()
140 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_READ_MASK); in fifo_icap_start_readback()
162 u32 status = in_be32(drvdata->base_address + XHI_SR_OFFSET); in fifo_icap_get_status()
173 u32 status = in_be32(drvdata->base_address + XHI_SR_OFFSET); in fifo_icap_busy()
186 return in_be32(drvdata->base_address + XHI_WFV_OFFSET); in fifo_icap_write_fifo_vacancy()
198 return in_be32(drvdata->base_address + XHI_RFO_OFFSET); in fifo_icap_read_fifo_occupancy()
364 reg_data = in_be32(drvdata->base_address + XHI_CR_OFFSET); in fifo_icap_reset()
[all …]
Dxilinx_hwicap.c664 drvdata->base_address = ioremap(drvdata->mem_start, drvdata->mem_size); in hwicap_setup()
665 if (!drvdata->base_address) { in hwicap_setup()
679 drvdata->base_address, in hwicap_setup()
694 iounmap(drvdata->base_address); in hwicap_setup()
735 iounmap(drvdata->base_address); in hwicap_remove()
/kernel/linux/linux-5.10/drivers/misc/ibmasm/
Dlowlevel.h41 static inline int sp_interrupt_pending(void __iomem *base_address) in sp_interrupt_pending() argument
43 return SP_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER); in sp_interrupt_pending()
46 static inline int uart_interrupt_pending(void __iomem *base_address) in uart_interrupt_pending() argument
48 return UART_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER); in uart_interrupt_pending()
51 static inline void ibmasm_enable_interrupts(void __iomem *base_address, int mask) in ibmasm_enable_interrupts() argument
53 void __iomem *ctrl_reg = base_address + INTR_CONTROL_REGISTER; in ibmasm_enable_interrupts()
57 static inline void ibmasm_disable_interrupts(void __iomem *base_address, int mask) in ibmasm_disable_interrupts() argument
59 void __iomem *ctrl_reg = base_address + INTR_CONTROL_REGISTER; in ibmasm_disable_interrupts()
63 static inline void enable_sp_interrupts(void __iomem *base_address) in enable_sp_interrupts() argument
65 ibmasm_enable_interrupts(base_address, SP_INTR_MASK); in enable_sp_interrupts()
[all …]
Dlowlevel.c26 mfa = get_mfa_inbound(sp->base_address); in ibmasm_send_i2o_message()
33 message = get_i2o_message(sp->base_address, mfa); in ibmasm_send_i2o_message()
38 set_mfa_inbound(sp->base_address, mfa); in ibmasm_send_i2o_message()
47 void __iomem *base_address = sp->base_address; in ibmasm_interrupt_handler() local
50 if (!sp_interrupt_pending(base_address)) in ibmasm_interrupt_handler()
60 mfa = get_mfa_outbound(base_address); in ibmasm_interrupt_handler()
62 struct i2o_message *msg = get_i2o_message(base_address, mfa); in ibmasm_interrupt_handler()
67 set_mfa_outbound(base_address, mfa); in ibmasm_interrupt_handler()
Dmodule.c96 sp->base_address = pci_ioremap_bar(pdev, 0); in ibmasm_init_one()
97 if (!sp->base_address) { in ibmasm_init_one()
109 enable_sp_interrupts(sp->base_address); in ibmasm_init_one()
136 disable_sp_interrupts(sp->base_address); in ibmasm_init_one()
139 iounmap(sp->base_address); in ibmasm_init_one()
166 disable_sp_interrupts(sp->base_address); in ibmasm_remove_one()
171 iounmap(sp->base_address); in ibmasm_remove_one()
Duart.c25 iomem_base = sp->base_address + SCOUT_COM_B_BASE; in ibmasm_register_uart()
48 enable_uart_interrupts(sp->base_address); in ibmasm_register_uart()
56 disable_uart_interrupts(sp->base_address); in ibmasm_unregister_uart()
/kernel/linux/linux-5.10/drivers/input/serio/
Dxilinx_ps2.c68 void __iomem *base_address; /* virt. address of control registers */ member
92 sr = in_be32(drvdata->base_address + XPS2_STATUS_OFFSET); in xps2_recv()
94 *byte = in_be32(drvdata->base_address + XPS2_RX_DATA_OFFSET); in xps2_recv()
112 intr_sr = in_be32(drvdata->base_address + XPS2_IPISR_OFFSET); in xps2_interrupt()
113 out_be32(drvdata->base_address + XPS2_IPISR_OFFSET, intr_sr); in xps2_interrupt()
165 sr = in_be32(drvdata->base_address + XPS2_STATUS_OFFSET); in sxps2_write()
167 out_be32(drvdata->base_address + XPS2_TX_DATA_OFFSET, c); in sxps2_write()
197 out_be32(drvdata->base_address + XPS2_GIER_OFFSET, XPS2_GIER_GIE_MASK); in sxps2_open()
198 out_be32(drvdata->base_address + XPS2_IPIER_OFFSET, XPS2_IPIXR_RX_ALL); in sxps2_open()
215 out_be32(drvdata->base_address + XPS2_GIER_OFFSET, 0x00); in sxps2_close()
[all …]
/kernel/liteos_m/tools/
Dmem_analysis.py62 for base_address, values in static_map.items():
63 c = ws.cell(row=base_address + 1, column=1)
65 c = ws.cell(row=base_address + 1, column=2)
67 c = ws.cell(row=base_address + 1, column=3)
69 c = ws.cell(row=base_address + 1, column=4)
71 c = ws.cell(row=base_address + 1, column=5)
73 c = ws.cell(row=base_address + 1, column=6)
75 c = ws.cell(row=base_address + 1, column=7)
84 for base_address, values in static_map.items():
121 for base_address, values in dync_map.items():
[all …]
/kernel/linux/linux-5.10/drivers/pinctrl/bcm/
Dpinctrl-ns2-mux.c580 void __iomem *base_address; in ns2_pinmux_set() local
615 base_address = pinctrl->base0; in ns2_pinmux_set()
619 base_address = pinctrl->base1; in ns2_pinmux_set()
627 val = readl(base_address + grp->mux.offset); in ns2_pinmux_set()
630 writel(val, (base_address + grp->mux.offset)); in ns2_pinmux_set()
666 void __iomem *base_address; in ns2_pin_set_enable() local
668 base_address = pinctrl->pinconf_base; in ns2_pin_set_enable()
670 val = readl(base_address + pin_data->pin_conf.offset); in ns2_pin_set_enable()
676 writel(val, (base_address + pin_data->pin_conf.offset)); in ns2_pin_set_enable()
712 void __iomem *base_address; in ns2_pin_set_slew() local
[all …]
Dpinctrl-nsp-mux.c397 void __iomem *base_address; in nsp_pinmux_set() local
431 base_address = pinctrl->base0; in nsp_pinmux_set()
435 base_address = pinctrl->base1; in nsp_pinmux_set()
439 base_address = pinctrl->base2; in nsp_pinmux_set()
447 val = readl(base_address); in nsp_pinmux_set()
450 writel(val, base_address); in nsp_pinmux_set()
Dpinctrl-nsp-gpio.c107 void __iomem *base_address; in nsp_set_bit() local
110 base_address = chip->io_ctrl; in nsp_set_bit()
112 base_address = chip->base; in nsp_set_bit()
114 val = readl(base_address + reg); in nsp_set_bit()
120 writel(val, base_address + reg); in nsp_set_bit()
/kernel/linux/linux-5.10/arch/x86/math-emu/
Dget_address.c141 unsigned long base_address, limit, address, seg_top; in pm_address() local
163 base_address = seg_get_base(&descriptor); in pm_address()
164 address = base_address + offset; in pm_address()
167 limit += base_address - 1; in pm_address()
168 if (limit < base_address) in pm_address()
175 seg_top = base_address + (1 << 20); in pm_address()
176 if (seg_top < base_address) in pm_address()
184 (address > limit) || (address < base_address) ? 0 : in pm_address()
/kernel/linux/linux-5.10/include/acpi/
Dactbl2.h176 u64 base_address; /* SMMU base address */ member
212 u64 base_address; /* SMMUv3 base address */ member
309 u64 base_address; /* IOMMU control registers */ member
320 u64 base_address; /* IOMMU control registers */ member
652 u64 base_address; member
675 u64 base_address; member
698 u64 base_address; member
713 u64 base_address; member
723 u64 base_address; member
1223 u64 base_address; member
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dmub/inc/
Ddmub_cmd.h794 void *base_address; member
801 void *base_address; member
832 uint64_t volatile *dst = (uint64_t volatile *)(rb->base_address) + rb->wrpt / sizeof(uint64_t); in dmub_rb_push_front()
854 uint8_t *dst = (uint8_t *)(rb->base_address) + rb->wrpt; in dmub_rb_out_push_front()
873 uint8_t *rd_ptr = (uint8_t *)rb->base_address + rb->rptr; in dmub_rb_front()
886 …const uint64_t volatile *src = (const uint64_t volatile *)(rb->base_address) + rb->rptr / sizeof(u… in dmub_rb_out_front()
919 uint64_t volatile *data = (uint64_t volatile *)rb->base_address + rptr / sizeof(uint64_t); in dmub_rb_flush_pending()
934 rb->base_address = init_params->base_address; in dmub_rb_init()
/kernel/linux/linux-5.10/arch/mips/pci/
Dpci-vr41xx.c51 .base_address = PCI_MAILBOX_BASE_ADDRESS,
55 .base_address = PCI_TARGET_WINDOW1_BASE_ADDRESS,
226 val = MBADD(mailbox->base_address) | TYPE_32BITSPACE | in vr41xx_pciu_init()
233 val = PMBA(window->base_address) | TYPE_32BITSPACE | in vr41xx_pciu_init()
240 val = PMBA(window->base_address) | TYPE_32BITSPACE | in vr41xx_pciu_init()
/kernel/linux/linux-5.10/arch/mips/include/asm/vr41xx/
Dpci.h29 uint32_t base_address; member
33 uint32_t base_address; member
/kernel/linux/linux-5.10/drivers/iio/adc/
Dad7606_par.c23 insw((unsigned long)st->base_address, buf, count); in ad7606_par16_read_block()
38 insb((unsigned long)st->base_address, buf, count * 2); in ad7606_par8_read_block()
Dad7606.h99 void __iomem *base_address; member
152 int ad7606_probe(struct device *dev, int irq, void __iomem *base_address,
/kernel/linux/linux-5.10/drivers/staging/media/atomisp/pci/isp/kernels/ipu2_io_ls/common/
Dia_css_common_io_types.h22 unsigned int base_address; member
/kernel/linux/linux-5.10/drivers/staging/board/
Dboard.c25 static bool find_by_address(u64 base_address) in find_by_address() argument
32 if (res.start == base_address) { in find_by_address()
/kernel/linux/linux-5.10/arch/x86/include/asm/
Diommu.h18 u64 start = rmrr->base_address; in arch_rmrr_sanity_check()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
Damdgpu_discovery.c306 ip->base_address[k] = le32_to_cpu(ip->base_address[k]); in amdgpu_discovery_reg_base_init()
307 DRM_DEBUG("\t0x%08x\n", ip->base_address[k]); in amdgpu_discovery_reg_base_init()
315 ip->base_address; in amdgpu_discovery_reg_base_init()
/kernel/linux/linux-5.10/drivers/nfc/s3fwrn5/
Dfirmware.h59 __u32 base_address; member
/kernel/linux/linux-5.10/drivers/acpi/arm64/
Dgtdt.c228 !gtdt_frame->base_address || !gtdt_frame->timer_interrupt) in gtdt_parse_timer_block()
259 frame->cntbase = gtdt_frame->base_address; in gtdt_parse_timer_block()

1234