| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/ |
| D | rv1_clk_mgr_clk.c | 52 void rv1_dump_clk_registers(struct clk_state_registers *regs, struct clk_bypass *bypass, struct clk… in rv1_dump_clk_registers() argument
58 bypass->dcfclk_bypass = REG_READ(CLK0_CLK8_BYPASS_CNTL) & 0x0007; in rv1_dump_clk_registers()
59 if (bypass->dcfclk_bypass < 0 || bypass->dcfclk_bypass > 4) in rv1_dump_clk_registers()
60 bypass->dcfclk_bypass = 0; in rv1_dump_clk_registers()
69 bypass->dispclk_pypass = REG_READ(CLK0_CLK10_BYPASS_CNTL) & 0x0007; in rv1_dump_clk_registers()
70 if (bypass->dispclk_pypass < 0 || bypass->dispclk_pypass > 4) in rv1_dump_clk_registers()
71 bypass->dispclk_pypass = 0; in rv1_dump_clk_registers()
75 bypass->dprefclk_bypass = REG_READ(CLK0_CLK11_BYPASS_CNTL) & 0x0007; in rv1_dump_clk_registers()
76 if (bypass->dprefclk_bypass < 0 || bypass->dprefclk_bypass > 4) in rv1_dump_clk_registers()
77 bypass->dprefclk_bypass = 0; in rv1_dump_clk_registers()
|
| /kernel/linux/linux-5.10/drivers/regulator/ |
| D | anatop-regulator.c | 30 bool bypass; member
65 sel = anatop_reg->bypass ? LDO_FET_FULL_ON : anatop_reg->sel; in anatop_regmap_enable()
85 if (anatop_reg->bypass || !anatop_regmap_is_enabled(reg)) { in anatop_regmap_core_set_voltage_sel()
100 if (anatop_reg->bypass || !anatop_regmap_is_enabled(reg)) in anatop_regmap_core_get_voltage_sel()
113 WARN_ON(!anatop_reg->bypass); in anatop_regmap_get_bypass()
115 WARN_ON(anatop_reg->bypass); in anatop_regmap_get_bypass()
117 *enable = anatop_reg->bypass; in anatop_regmap_get_bypass()
126 if (enable == anatop_reg->bypass) in anatop_regmap_set_bypass()
130 anatop_reg->bypass = enable; in anatop_regmap_set_bypass()
270 sreg->bypass = true; in anatop_regulator_probe()
[all …]
|
| /kernel/linux/linux-5.10/include/trace/events/ |
| D | bcache.h | 124 TP_PROTO(struct bio *bio, bool hit, bool bypass),
125 TP_ARGS(bio, hit, bypass),
133 __field(bool, bypass )
142 __entry->bypass = bypass;
148 __entry->nr_sector, __entry->cache_hit, __entry->bypass)
153 bool writeback, bool bypass),
154 TP_ARGS(c, inode, bio, writeback, bypass),
163 __field(bool, bypass )
173 __entry->bypass = bypass;
179 __entry->nr_sector, __entry->writeback, __entry->bypass)
|
| /kernel/linux/linux-5.10/arch/arm/mach-omap2/ |
| D | sram.h | 13 extern u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);
26 int bypass);
39 int bypass);
|
| D | clkt2xxx_dpllcore.c | 113 u32 bypass = 0; in omap2_reprogram_dpllcore() local
161 bypass = 1; in omap2_reprogram_dpllcore()
168 bypass); in omap2_reprogram_dpllcore()
|
| D | sram.c | 159 static u32 (*_omap2_set_prcm)(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);
161 u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass) in omap2_set_prcm() argument
164 return _omap2_set_prcm(dpll_ctrl_val, sdrc_rfr_val, bypass); in omap2_set_prcm()
|
| D | clkt2xxx_virt_prcm_set.c | 98 u32 cur_rate, done_rate, bypass = 0; in omap2_select_table_rate() local
133 bypass = 1; in omap2_select_table_rate()
151 bypass); in omap2_select_table_rate()
|
| /kernel/linux/linux-5.10/drivers/clk/imx/ |
| D | clk-sscg-pll.c | 75 int bypass; member
146 temp_setup->bypass = PLL_BYPASS1; in clk_sscg_divq_lookup()
220 temp_setup->bypass = PLL_BYPASS_NONE; in clk_sscg_divf1_lookup()
280 setup->bypass = PLL_BYPASS2; in clk_sscg_pll_find_setup()
368 val |= FIELD_PREP(SSCG_PLL_BYPASS_MASK, setup->bypass); in clk_sscg_pll_set_rate()
405 val |= FIELD_PREP(SSCG_PLL_BYPASS_MASK, pll->setup.bypass); in clk_sscg_pll_set_parent()
416 int bypass) in __clk_sscg_pll_determine_rate() argument
427 switch (bypass) { in __clk_sscg_pll_determine_rate()
443 rate, bypass); in __clk_sscg_pll_determine_rate()
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/c6x/ |
| D | clocks.txt | 24 - ti,c64x+pll-bypass-delay: CPU cycles to delay when entering bypass mode
37 ti,c64x+pll-bypass-delay = <200>;
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/ti/ |
| D | dpll.txt | 7 (reference clock and bypass clock), with digital phase locked
38 and second entry bypass clock
52 - ti,low-power-bypass : DPLL output matches rate of parent bypass clock
68 ti,low-power-bypass;
|
| D | fapll.txt | 7 (reference clock and bypass clock), and one or more child
15 - clocks : link phandles of parent clocks (clk-ref and clk-bypass)
|
| /kernel/linux/linux-5.10/drivers/md/bcache/ |
| D | stats.c | 189 bool hit, bool bypass) in mark_cache_stats() argument
191 if (!bypass) in mark_cache_stats()
204 bool hit, bool bypass) in bch_mark_cache_accounting() argument
208 mark_cache_stats(&dc->accounting.collector, hit, bypass); in bch_mark_cache_accounting()
209 mark_cache_stats(&c->accounting.collector, hit, bypass); in bch_mark_cache_accounting()
|
| D | request.c | 192 if (op->bypass) in bch_data_insert_start()
271 op->bypass = true; in bch_data_insert_start()
313 op->writeback, op->bypass); in bch_data_insert()
866 !s->cache_missed, s->iop.bypass); in cached_dev_read_done_bh()
867 trace_bcache_read(s->orig_bio, !s->cache_missed, s->iop.bypass); in cached_dev_read_done_bh()
887 if (s->cache_miss || s->iop.bypass) { in cached_dev_cache_miss()
987 s->iop.bypass = false; in cached_dev_write()
999 s->iop.bypass = true; in cached_dev_write()
1003 s->iop.bypass)) { in cached_dev_write()
1004 s->iop.bypass = false; in cached_dev_write()
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/at91/ |
| D | sckc.c | 122 bool bypass, in at91_clk_register_slow_osc() argument
148 if (bypass) in at91_clk_register_slow_osc()
374 bool bypass; in at91sam9x5_sckc_register() local
394 bypass = of_property_read_bool(child, "atmel,osc-bypass"); in at91sam9x5_sckc_register()
398 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in at91sam9x5_sckc_register()
405 xtal_name, 1200000, bypass, bits); in at91sam9x5_sckc_register()
468 bool bypass; in of_sam9x60_sckc_setup() local
484 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in of_sam9x60_sckc_setup()
486 xtal_name, 5000000, bypass, in of_sam9x60_sckc_setup()
|
| D | at91rm9200.c | 84 bool bypass; in at91rm9200_pmc_setup() local
107 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in at91rm9200_pmc_setup()
110 bypass); in at91rm9200_pmc_setup()
|
| D | at91sam9g45.c | 94 bool bypass; in at91sam9g45_pmc_setup() local
117 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in at91sam9g45_pmc_setup()
120 bypass); in at91sam9g45_pmc_setup()
|
| D | at91sam9n12.c | 114 bool bypass; in at91sam9n12_pmc_setup() local
141 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in at91sam9n12_pmc_setup()
144 bypass); in at91sam9n12_pmc_setup()
|
| /kernel/linux/linux-5.10/Documentation/ABI/testing/ |
| D | sysfs-bus-i2c-devices-bq32k | 5 Description: Attribute for enable/disable the trickle charge bypass
7 enable/disable the Trickle charge FET bypass.
|
| /kernel/linux/linux-5.10/drivers/clk/socfpga/ |
| D | clk-pll.c | 44 unsigned long bypass; in clk_pll_recalc_rate() local
47 bypass = readl(clk_mgr_base_addr + CLKMGR_BYPASS); in clk_pll_recalc_rate()
48 if (bypass & MAINPLL_BYPASS) in clk_pll_recalc_rate()
|
| /kernel/linux/linux-5.10/arch/mips/include/asm/octeon/ |
| D | cvmx-asxx-defs.h | 200 uint64_t bypass:1; member
202 uint64_t bypass:1;
469 uint64_t bypass:1; member
475 uint64_t bypass:1;
493 uint64_t bypass:1; member
503 uint64_t bypass:1;
|
| /kernel/linux/linux-5.10/drivers/power/supply/ |
| D | bq25980_charger.c | 31 bool bypass; member
306 if (bq->state.bypass) in bq25980_set_input_curr_lim()
328 if (bq->state.bypass) { in bq25980_get_input_volt_lim()
350 if (bq->state.bypass) { in bq25980_set_input_volt_lim()
454 bq->state.bypass = en_bypass; in bq25980_set_bypass()
456 return bq->state.bypass; in bq25980_set_bypass()
604 state->bypass = chg_ctrl_2 & BQ25980_EN_BYPASS; in bq25980_get_state()
766 else if (state.bypass) in bq25980_get_charger_property()
768 else if (!state.bypass) in bq25980_get_charger_property()
828 old_state.bypass != new_state->bypass); in bq25980_state_changed()
[all …]
|
| /kernel/linux/linux-5.10/arch/mips/cavium-octeon/executive/ |
| D | cvmx-helper-jtag.c | 66 jtgc.s.bypass = 0x3; in cvmx_helper_qlm_jtag_init()
68 jtgc.s.bypass = 0xf; in cvmx_helper_qlm_jtag_init()
|
| /kernel/linux/linux-5.10/Documentation/networking/ |
| D | nf_flowtable.rst | 19 output netdevice via neigh_xmit(), hence, they bypass the classic forwarding
35 including the Netfilter hooks and the flowtable fastpath bypass.
65 |__yes_________________fastpath bypass ____________________________|
79 Enabling the flowtable bypass is relatively easy, you only need to create a
104 forwarding bypass.
|
| /kernel/linux/linux-5.10/net/sched/ |
| D | sch_fifo.c | 99 bool bypass; in __fifo_init() local
119 bypass = sch->limit >= psched_mtu(qdisc_dev(sch)); in __fifo_init()
121 bypass = sch->limit >= 1; in __fifo_init()
123 if (bypass) in __fifo_init()
|
| /kernel/linux/linux-5.10/drivers/pwm/ |
| D | pwm-sun4i.c | 171 bool *bypass) in sun4i_pwm_calculate() argument
178 *bypass = sun4i_pwm->data->has_direct_mod_clk_output && in sun4i_pwm_calculate()
185 if (*bypass) in sun4i_pwm_calculate()
240 bool bypass; in sun4i_pwm_apply() local
253 &bypass); in sun4i_pwm_apply()
265 if (bypass) { in sun4i_pwm_apply()
|