Searched refs:dpp_inst (Results 1 – 11 of 11) sorted by relevance
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_dccg.c | 47 void dccg2_update_dpp_dto(struct dccg *dccg, int dpp_inst, int req_dppclk) in dccg2_update_dpp_dto() argument
64 REG_SET_2(DPPCLK_DTO_PARAM[dpp_inst], 0, in dccg2_update_dpp_dto()
68 DPPCLK_DTO_ENABLE[dpp_inst], 1); in dccg2_update_dpp_dto()
71 DPPCLK_DTO_ENABLE[dpp_inst], 0); in dccg2_update_dpp_dto()
74 dccg->pipe_dppclk_khz[dpp_inst] = req_dppclk; in dccg2_update_dpp_dto()
|
| D | dcn20_dccg.h | 122 void dccg2_update_dpp_dto(struct dccg *dccg, int dpp_inst, int req_dppclk);
|
| D | dcn20_hwseq.h | 94 unsigned int dpp_inst,
|
| D | dcn20_hwseq.c | 417 unsigned int dpp_inst, in dcn20_dpp_pg_control() argument
428 switch (dpp_inst) { in dcn20_dpp_pg_control()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| D | dccg.h | 41 int dpp_inst,
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/ |
| D | dmub_psr.c | 242 copy_settings_data->dpp_inst = pipe_ctx->plane_res.dpp->inst; in dmub_psr_copy_settings()
244 copy_settings_data->dpp_inst = 0; in dmub_psr_copy_settings()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/ |
| D | dcn20_clk_mgr.c | 110 int dpp_inst, dppclk_khz, prev_dppclk_khz; in dcn20_update_clocks_update_dpp_dto() local
115 dpp_inst = i; in dcn20_update_clocks_update_dpp_dto()
122 clk_mgr->dccg, dpp_inst, dppclk_khz); in dcn20_update_clocks_update_dpp_dto()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/ |
| D | hw_sequencer_private.h | 116 unsigned int dpp_inst,
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_hw_sequencer.h | 97 unsigned int dpp_inst,
|
| D | dcn10_hw_sequencer.c | 539 unsigned int dpp_inst, in dcn10_dpp_pg_control() argument
550 switch (dpp_inst) { in dcn10_dpp_pg_control()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dmub/inc/ |
| D | dmub_cmd.h | 562 uint8_t dpp_inst; member
|