| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce110/ |
| D | dce110_timing_generator.c | 296 uint32_t h_sync_start = dc_crtc_timing->h_addressable + hsync_offset; in dce110_timing_generator_program_timing_generator()
311 bp_params.h_addressable = in dce110_timing_generator_program_timing_generator()
312 patched_crtc_timing.h_addressable; in dce110_timing_generator_program_timing_generator()
611 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_program_blanking()
670 tmp = tmp + timing->h_addressable + in dce110_timing_generator_program_blanking()
1130 h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_validate_timing()
1149 h_blank = (timing->h_total - timing->h_addressable - in dce110_timing_generator_validate_timing()
1160 timing->h_addressable - in dce110_timing_generator_validate_timing()
|
| D | dce110_timing_generator_v.c | 252 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_v_program_blanking()
289 tmp = tmp + timing->h_addressable + in dce110_timing_generator_v_program_blanking()
|
| D | dce110_hw_sequencer.c | 678 timing->h_addressable in dce110_enable_stream()
1205 stream->timing.h_addressable in build_audio_output()
1933 params.source_view_width = pipe_ctx->stream->timing.h_addressable; in enable_fbc()
|
| D | dce110_resource.c | 993 context->streams[0]->timing.h_addressable, in dce110_validate_bandwidth()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/include/ |
| D | bios_parser_types.h | 171 uint32_t h_addressable; member
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/bios/ |
| D | command_table2.c | 509 params.h_size = cpu_to_le16((uint16_t)bp_params->h_addressable); in set_crtc_using_dtd_timing_v3()
513 bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
526 bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
|
| D | command_table.c | 1814 params.usH_Disp = cpu_to_le16((uint16_t)(bp_params->h_addressable)); in set_crtc_timing_v1()
1887 params.usH_Size = cpu_to_le16((uint16_t)bp_params->h_addressable); in set_crtc_using_dtd_timing_v3()
1890 cpu_to_le16((uint16_t)(bp_params->h_total - bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
1900 cpu_to_le16((uint16_t)(bp_params->h_sync_start - bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_opp.c | 314 uint32_t active_width = timing->h_addressable - timing->h_border_right - timing->h_border_right; in opp1_program_stereo()
|
| D | dcn10_optc.c | 187 patched_crtc_timing.h_addressable - in optc1_program_timing()
562 h_blank = (timing->h_total - timing->h_addressable - in optc1_validate_timing()
1293 hw_crtc_timing->h_addressable = s.h_total - ((s.h_total - s.h_blank_start) + s.h_blank_end); in optc1_get_hw_timing()
|
| D | dcn10_stream_encoder.c | 437 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in enc1_stream_encoder_dp_set_stream_attribute()
469 hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right, in enc1_stream_encoder_dp_set_stream_attribute()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_link_hwss.c | 448 …dsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.… in dp_set_dsc_on_stream()
554 …dsc_cfg.pic_width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h… in dp_set_dsc_pps_sdp()
|
| D | dc.c | 366 param.windowa_x_end = pipe->stream->timing.h_addressable; in dc_stream_configure_crc()
370 param.windowb_x_end = pipe->stream->timing.h_addressable; in dc_stream_configure_crc()
1213 if (crtc_timing->h_addressable != hw_crtc_timing.h_addressable) in dc_validate_seamless_boot_timing()
1420 context->streams[i]->timing.h_addressable, in dc_commit_state_no_check()
|
| D | dc_resource.c | 425 if (stream1->timing.h_addressable in resource_are_streams_timing_synchronizable()
426 != stream2->timing.h_addressable) in resource_are_streams_timing_synchronizable()
1168 pipe_ctx->plane_res.scl_data.h_active = timing->h_addressable + in resource_build_scaling_params()
|
| D | dc_link_dp.c | 2338 timing->h_addressable == (uint32_t) 640 && in dp_validate_mode_timing()
3807 int width = pipe_ctx->stream->timing.h_addressable + in set_crtc_test_pattern()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/ |
| D | dcn30_optc.c | 209 int mpcc_hactive = (timing->h_addressable + timing->h_border_left + timing->h_border_right) in optc3_set_odm_combine()
|
| D | dcn30_resource.c | 2009 …if (context->res_ctx.pipe_ctx[0].stream->timing.h_addressable == 640 && context->res_ctx.pipe_ctx… in dcn30_internal_validate_bw()
2011 …if (context->res_ctx.pipe_ctx[0].stream->timing.h_addressable == 1280 && context->res_ctx.pipe_ctx… in dcn30_internal_validate_bw()
2013 …if (context->res_ctx.pipe_ctx[0].stream->timing.h_addressable == 1280 && context->res_ctx.pipe_ctx… in dcn30_internal_validate_bw()
2015 …if (context->res_ctx.pipe_ctx[0].stream->timing.h_addressable == 1280 && context->res_ctx.pipe_ctx… in dcn30_internal_validate_bw()
2017 …if (context->res_ctx.pipe_ctx[0].stream->timing.h_addressable == 2048 && context->res_ctx.pipe_ctx… in dcn30_internal_validate_bw()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_optc.c | 239 int mpcc_hactive = (timing->h_addressable + timing->h_border_left + timing->h_border_right) in optc2_set_odm_combine()
|
| D | dcn20_hwseq.c | 624 flow_ctrl_cnt = stream->timing.h_total - stream->timing.h_addressable - in calc_mpc_flow_ctrl_cnt()
1008 …int width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h_border_… in dcn20_blank_pixel_data()
2368 timing->h_addressable in dcn20_enable_stream()
|
| D | dcn20_resource.c | 2072 - timing->h_addressable
2083 timing->h_addressable + timing->h_border_left + timing->h_border_right;
2231 pipes[pipe_cnt].pipe.src.viewport_width = timing->h_addressable;
2496 dsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left
2763 if (pipe->stream->timing.h_addressable > 7680 &&
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce60/ |
| D | dce60_hw_sequencer.c | 126 params.source_view_width = pipe_ctx->stream->timing.h_addressable; in dce60_enable_fbc()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/ |
| D | dc_hw_types.h | 756 uint32_t h_addressable; member
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce120/ |
| D | dce120_timing_generator.c | 440 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce120_timing_generator_program_blanking()
468 tmp2 = tmp1 + timing->h_addressable + in dce120_timing_generator_program_blanking()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_stream_encoder.c | 479 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in dce110_stream_encoder_dp_set_stream_attribute()
515 hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right, in dce110_stream_encoder_dp_set_stream_attribute()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dsc/ |
| D | dc_dsc.c | 567 pic_width = timing->h_addressable + timing->h_border_left + timing->h_border_right; in setup_dsc_config()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/calcs/ |
| D | dcn_calcs.c | 434 - pipe->stream->timing.h_addressable in pipe_ctx_to_e2e_pipe_params()
935 v->viewport_width[input_idx] = pipe->stream->timing.h_addressable; in dcn_validate_bandwidth()
|