| /kernel/linux/linux-5.10/drivers/phy/ |
| D | phy-core-mipi-dphy.c | 50 cfg->hs_prepare = 40000 + 4 * ui; in phy_mipi_dphy_get_default_config()
129 if (cfg->hs_prepare < (40000 + 4 * ui) || in phy_mipi_dphy_config_validate()
130 cfg->hs_prepare > (85000 + 6 * ui)) in phy_mipi_dphy_config_validate()
133 if ((cfg->hs_prepare + cfg->hs_zero) < (145000 + 10 * ui)) in phy_mipi_dphy_config_validate()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/phy/ |
| D | dsi_phy.c | 90 timing->hs_prepare = linear_inter(tmax, tmin, pcnt1, 0, true); in msm_dsi_dphy_timing_calc()
93 temp = ((timing->hs_prepare >> 1) + 1) * 2 * ui + 2 * ui; in msm_dsi_dphy_timing_calc()
137 timing->hs_zero, timing->hs_prepare, timing->hs_trail, in msm_dsi_dphy_timing_calc()
199 timing->hs_prepare = linear_inter(tmax, tmin, pcnt1, 0, false); in msm_dsi_dphy_timing_calc_v2()
201 temp = 145 * coeff + 10 * ui - ((timing->hs_prepare << 3) + val) * ui; in msm_dsi_dphy_timing_calc_v2()
251 timing->hs_zero, timing->hs_prepare, timing->hs_trail, in msm_dsi_dphy_timing_calc_v2()
307 timing->hs_prepare = linear_inter(tmax, tmin, pcnt1, 0, false); in msm_dsi_dphy_timing_calc_v3()
309 temp = 145 * coeff + 10 * ui - (timing->hs_prepare << 3) * ui; in msm_dsi_dphy_timing_calc_v3()
359 timing->hs_zero, timing->hs_prepare, timing->hs_trail, in msm_dsi_dphy_timing_calc_v3()
418 timing->hs_prepare = linear_inter(tmax, tmin, pcnt_hs_prep, 0, false); in msm_dsi_dphy_timing_calc_v4()
[all …]
|
| D | dsi_phy.h | 60 u32 hs_prepare; member
|
| D | dsi_phy_20nm.c | 28 DSI_20nm_PHY_TIMING_CTRL_6_HS_PREPARE(timing->hs_prepare)); in dsi_20nm_dphy_set_timing()
|
| D | dsi_phy_14nm.c | 20 u32 prepare = clk_ln ? timing->clk_prepare : timing->hs_prepare; in dsi_14nm_dphy_set_timing()
|
| D | dsi_phy_28nm.c | 28 DSI_28nm_PHY_TIMING_CTRL_6_HS_PREPARE(timing->hs_prepare)); in dsi_28nm_dphy_set_timing()
|
| D | dsi_phy_10nm.c | 152 timing->hs_prepare); in dsi_10nm_phy_enable()
|
| D | dsi_phy_28nm_8960.c | 28 DSI_28nm_8960_PHY_TIMING_CTRL_6_HS_PREPARE(timing->hs_prepare)); in dsi_28nm_dphy_set_timing()
|
| D | dsi_phy_7nm.c | 182 dsi_phy_write(base + REG_DSI_7nm_PHY_CMN_TIMING_CTRL_6, timing->hs_prepare); in dsi_7nm_phy_enable()
|
| /kernel/linux/linux-5.10/include/linux/phy/ |
| D | phy-mipi-dphy.h | 143 unsigned int hs_prepare; member
|
| /kernel/linux/linux-5.10/drivers/phy/rockchip/ |
| D | phy-rockchip-inno-dsidphy.c | 294 u8 hs_prepare; in inno_dsidphy_mipi_mode_enable() member
314 u32 hs_prepare, hs_trail, hs_zero, clk_lane_hs_zero, data_lane_hs_zero; in inno_dsidphy_mipi_mode_enable() local
403 hs_prepare = timings[i].hs_prepare; in inno_dsidphy_mipi_mode_enable()
418 T_HS_PREPARE_CNT(hs_prepare)); in inno_dsidphy_mipi_mode_enable()
|
| /kernel/linux/linux-5.10/drivers/phy/freescale/ |
| D | phy-fsl-imx8-mipi-dphy.c | 220 if (2 * dphy_opts->hs_prepare > 5 * lp_t) { in mixel_dphy_config_from_opts()
223 dphy_opts->hs_prepare, lp_t); in mixel_dphy_config_from_opts()
227 if (dphy_opts->hs_prepare < lp_t) { in mixel_dphy_config_from_opts()
230 tmp = 2 * (dphy_opts->hs_prepare - lp_t); in mixel_dphy_config_from_opts()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/bridge/ |
| D | cdns-dsi.c | 837 reg_wakeup = (phy_cfg->hs_prepare + phy_cfg->hs_zero) / tx_byte_period; in cdns_dsi_bridge_enable()
|
| /kernel/linux/patches/linux-5.10/yangfan_patch/ |
| D | drivers.patch | 46272 + u8 hs_prepare;
46379 - u8 hs_prepare;
46399 - u32 hs_prepare, hs_trail, hs_zero, clk_lane_hs_zero, data_lane_hs_zero;
46469 + u32 hs_prepare, hs_trail, hs_zero, clk_lane_hs_zero, data_lane_hs_zero;
46502 - hs_prepare = timings[i].hs_prepare;
46518 + hs_prepare = timing->hs_prepare;
46528 T_HS_PREPARE_CNT(hs_prepare));
|
| /kernel/linux/patches/linux-5.10/imx8mm_patch/patches/ |
| D | 0005_linux_include.patch | 1084 + uint32_t hs_prepare;
1099 + .hs_prepare = hpre, \
|
| /kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/ |
| D | 0020_linux_drivers_gpu.patch | 8644 + phytiming2 |= PHYTIMING2_SET_M_THSPRPRCTL(match->hs_prepare) |
|
| /kernel/linux/patches/linux-5.10/unionpi_tiger_pacth/ |
| D | linux-5.10.patch | 10801 + (DIV_ROUND_UP(priv->config.hs_prepare, temp) << 24));
|