Home
last modified time | relevance | path

Searched refs:mg_pll_div0 (Results 1 – 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
Dintel_dpll_mgr.h204 u32 mg_pll_div0; member
Dintel_dpll_mgr.c3298 pll_state->mg_pll_div0 = DKL_PLL_DIV0_INTEG_COEFF(int_coeff) | in icl_calc_mg_pll_state()
3319 pll_state->mg_pll_div0 = in icl_calc_mg_pll_state()
3398 m1 = pll_state->mg_pll_div0 & DKL_PLL_DIV0_FBPREDIV_MASK; in icl_ddi_mg_pll_get_freq()
3400 m2_int = pll_state->mg_pll_div0 & DKL_PLL_DIV0_FBDIV_INT_MASK; in icl_ddi_mg_pll_get_freq()
3411 m2_int = pll_state->mg_pll_div0 & MG_PLL_DIV0_FBDIV_INT_MASK; in icl_ddi_mg_pll_get_freq()
3413 if (pll_state->mg_pll_div0 & MG_PLL_DIV0_FRACNEN_H) { in icl_ddi_mg_pll_get_freq()
3414 m2_frac = pll_state->mg_pll_div0 & in icl_ddi_mg_pll_get_freq()
3711 hw_state->mg_pll_div0 = intel_de_read(dev_priv, MG_PLL_DIV0(tc_port)); in mg_pll_get_hw_state()
3782 hw_state->mg_pll_div0 = intel_de_read(dev_priv, DKL_PLL_DIV0(tc_port)); in dkl_pll_get_hw_state()
3783 hw_state->mg_pll_div0 &= (DKL_PLL_DIV0_INTEG_COEFF_MASK | in dkl_pll_get_hw_state()
[all …]
Dintel_display_debugfs.c951 pll->state.hw_state.mg_pll_div0); in i915_shared_dplls_info()
Dintel_display.c14012 PIPE_CONF_CHECK_X(dpll_hw_state.mg_pll_div0); in intel_pipe_config_compare()