Home
last modified time | relevance | path

Searched refs:mode_reg (Results 1 – 25 of 54) sorted by relevance

123

/kernel/linux/linux-5.10/drivers/clk/qcom/
Dclk-pll.c31 ret = regmap_read(pll->clkr.regmap, pll->mode_reg, &val); in clk_pll_enable()
40 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_BYPASSNL, in clk_pll_enable()
52 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_RESET_N, in clk_pll_enable()
61 return regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_OUTCTRL, in clk_pll_enable()
71 regmap_read(pll->clkr.regmap, pll->mode_reg, &val); in clk_pll_disable()
76 regmap_update_bits(pll->clkr.regmap, pll->mode_reg, mask, 0); in clk_pll_disable()
153 regmap_read(pll->clkr.regmap, pll->mode_reg, &mode); in clk_pll_set_rate()
250 qcom_pll_set_fsm_mode(regmap, pll->mode_reg, 1, 8); in clk_pll_configure_sr()
259 qcom_pll_set_fsm_mode(regmap, pll->mode_reg, 1, 0); in clk_pll_configure_sr_hpm_lp()
269 ret = regmap_read(pll->clkr.regmap, pll->mode_reg, &mode); in clk_pll_sr2_enable()
[all …]
Dclk-hfpll.c63 regmap_update_bits(regmap, hd->mode_reg, PLL_BYPASSNL, PLL_BYPASSNL); in __clk_hfpll_enable()
72 regmap_update_bits(regmap, hd->mode_reg, PLL_RESET_N, PLL_RESET_N); in __clk_hfpll_enable()
84 regmap_update_bits(regmap, hd->mode_reg, PLL_OUTCTRL, PLL_OUTCTRL); in __clk_hfpll_enable()
97 regmap_read(regmap, hd->mode_reg, &mode); in clk_hfpll_enable()
114 regmap_update_bits(regmap, hd->mode_reg, in __clk_hfpll_disable()
206 regmap_read(regmap, hd->mode_reg, &mode); in clk_hfpll_init()
232 regmap_read(regmap, hd->mode_reg, &mode); in hfpll_is_enabled()
Dclk-hfpll.h11 u32 mode_reg; member
Dclk-pll.h44 u32 mode_reg; member
Dhfpll.c17 .mode_reg = 0x00,
/kernel/linux/linux-5.10/drivers/regulator/
Dsy8824x.c22 unsigned int mode_reg; member
44 regmap_update_bits(rdev->regmap, cfg->mode_reg, in sy8824_set_mode()
48 regmap_update_bits(rdev->regmap, cfg->mode_reg, in sy8824_set_mode()
64 ret = regmap_read(rdev->regmap, cfg->mode_reg, &val); in sy8824_get_mode()
158 .mode_reg = 0x00,
167 .mode_reg = 0x00,
176 .mode_reg = 0x01,
185 .mode_reg = 0x01,
Dfan53555.c105 unsigned int mode_reg; member
154 regmap_update_bits(rdev->regmap, di->mode_reg, in fan53555_set_mode()
172 ret = regmap_read(rdev->regmap, di->mode_reg, &val); in fan53555_get_mode()
349 di->mode_reg = FAN53555_CONTROL; in fan53555_device_setup()
362 di->mode_reg = di->vol_reg; in fan53555_device_setup()
Dmt6360-regulator.c37 unsigned int mode_reg; member
243 ret = regmap_update_bits(regmap, rdesc->mode_reg, rdesc->mode_mask, val << shift); in mt6360_regulator_set_mode()
260 ret = regmap_read(regmap, rdesc->mode_reg, &val); in mt6360_regulator_get_mode()
345 .mode_reg = mreg, \
Dpv88080-regulator.c38 unsigned int mode_reg; member
215 ret = regmap_read(rdev->regmap, info->mode_reg, &data); in pv88080_buck_get_mode()
256 return regmap_update_bits(rdev->regmap, info->mode_reg, in pv88080_buck_set_mode()
477 pv88080_regulator_info[i].mode_reg in pv88080_i2c_probe()
/kernel/linux/linux-5.10/drivers/clk/spear/
Dclk-vco-pll.c202 mode = (readl_relaxed(vco->mode_reg) >> PLL_MODE_SHIFT) & PLL_MODE_MASK; in clk_vco_recalc_rate()
244 val = readl_relaxed(vco->mode_reg); in clk_vco_set_rate()
247 writel_relaxed(val, vco->mode_reg); in clk_vco_set_rate()
277 unsigned long flags, void __iomem *mode_reg, void __iomem in clk_register_vco_pll() argument
288 if (!vco_name || !pll_name || !parent_name || !mode_reg || !cfg_reg || in clk_register_vco_pll()
303 vco->mode_reg = mode_reg; in clk_register_vco_pll()
315 parent_name, 0, mode_reg, PLL_ENABLE, 0, lock); in clk_register_vco_pll()
Dclk.h95 void __iomem *mode_reg; member
125 unsigned long flags, void __iomem *mode_reg, void __iomem
/kernel/linux/linux-5.10/drivers/atm/
DuPD98402.c105 unsigned char mode_reg; in set_loopback() local
107 mode_reg = GET(MDR) & ~(uPD98402_MDR_TPLP | uPD98402_MDR_ALP | in set_loopback()
113 mode_reg |= uPD98402_MDR_TPLP; in set_loopback()
116 mode_reg |= uPD98402_MDR_ALP; in set_loopback()
125 mode_reg |= uPD98402_MDR_RPLP; in set_loopback()
130 PUT(mode_reg,MDR); in set_loopback()
/kernel/linux/linux-5.10/drivers/media/i2c/
Dlm3646.c74 u8 mode_reg; member
87 REG_ENABLE, flash->mode_reg | MODE_SHDN); in lm3646_mode_ctrl()
90 REG_ENABLE, flash->mode_reg | MODE_TORCH); in lm3646_mode_ctrl()
93 REG_ENABLE, flash->mode_reg | MODE_FLASH); in lm3646_mode_ctrl()
303 flash->mode_reg = reg_val & 0xfc; in lm3646_init_device()
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/dispnv04/
Ddfp.c95 struct nv04_crtc_reg *crtcstate = nv04_display(dev)->mode_reg.crtc_reg; in nv04_dfp_disable()
122 fpc = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index].fp_control; in nv04_dfp_update_fp_control()
137 fpc = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index].fp_control; in nv04_dfp_update_fp_control()
207 struct nv04_mode_state *state = &nv04_display(dev)->mode_reg; in nv04_dfp_prepare_sel_clk()
251 struct nv04_crtc_reg *crtcstate = nv04_display(dev)->mode_reg.crtc_reg; in nv04_dfp_prepare()
288 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv04_dfp_mode_set()
464 nv04_display(dev)->mode_reg.crtc_reg[head].fp_control = in nv04_dfp_commit()
555 nv04_display(dev)->mode_reg.sel_clk = NVReadRAMDAC(dev, 0, NV_PRAMDAC_SEL_CLK); in nv04_lvds_dpms()
556 nv04_display(dev)->mode_reg.sel_clk &= ~0xf0; in nv04_lvds_dpms()
558 NVWriteRAMDAC(dev, 0, NV_PRAMDAC_SEL_CLK, nv04_display(dev)->mode_reg.sel_clk); in nv04_lvds_dpms()
Dtvnv04.c79 struct nv04_mode_state *state = &nv04_display(dev)->mode_reg; in nv04_tv_dpms()
107 struct nv04_crtc_reg *state = &nv04_display(dev)->mode_reg.crtc_reg[head]; in nv04_tv_bind()
146 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv04_tv_mode_set()
Dcrtc.c67 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv_crtc_set_digital_vibrance()
82 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv_crtc_set_image_sharpening()
124 struct nv04_mode_state *state = &nv04_display(dev)->mode_reg; in nv_crtc_calc_state_ext()
241 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv_crtc_mode_set_vga()
466 struct nv04_crtc_reg *regp = &nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index]; in nv_crtc_mode_set_regs()
659 NVWriteRAMDAC(dev, 0, NV_PRAMDAC_SEL_CLK, nv04_display(dev)->mode_reg.sel_clk); in nv_crtc_mode_set()
669 struct nv04_mode_state *state = &nv04_display(dev)->mode_reg; in nv_crtc_save()
731 nouveau_hw_load_state(dev, nv_crtc->index, &nv04_display(dev)->mode_reg); in nv_crtc_commit()
777 rgbs = (struct rgb *)nv04_display(dev)->mode_reg.crtc_reg[nv_crtc->index].DAC; in nv_crtc_gamma_load()
788 nouveau_hw_load_state_palette(dev, nv_crtc->index, &nv04_display(dev)->mode_reg); in nv_crtc_gamma_load()
[all …]
/kernel/linux/linux-5.10/sound/soc/sh/rcar/
Dssiu.c180 enum rsnd_reg adinr_reg, mode_reg, dalign_reg; in rsnd_ssiu_init_gen2() local
184 mode_reg = SSI9_BUSIF_MODE(busif); in rsnd_ssiu_init_gen2()
188 mode_reg = SSI_BUSIF_MODE(busif); in rsnd_ssiu_init_gen2()
197 rsnd_mod_write(mod, mode_reg, in rsnd_ssiu_init_gen2()
/kernel/linux/linux-5.10/drivers/net/ethernet/
Ddnet.c175 u32 mode_reg, ctl_reg; in dnet_handle_link_change() local
181 mode_reg = dnet_readw_mac(bp, DNET_INTERNAL_MODE_REG); in dnet_handle_link_change()
201 mode_reg |= DNET_INTERNAL_MODE_GBITEN; in dnet_handle_link_change()
205 mode_reg &= ~DNET_INTERNAL_MODE_GBITEN; in dnet_handle_link_change()
220 mode_reg |= in dnet_handle_link_change()
223 mode_reg &= in dnet_handle_link_change()
236 dnet_writew_mac(bp, DNET_INTERNAL_MODE_REG, mode_reg); in dnet_handle_link_change()
/kernel/linux/linux-5.10/drivers/mfd/
Dmenelaus.c441 u8 mode_reg; member
470 ret = menelaus_write_reg(vtg->mode_reg, mode); in menelaus_set_voltage()
564 .mode_reg = MENELAUS_LDO_CTRL3,
593 .mode_reg = MENELAUS_LDO_CTRL4,
633 .mode_reg = MENELAUS_DCDC_CTRL2,
641 .mode_reg = MENELAUS_DCDC_CTRL3,
678 .mode_reg = MENELAUS_LDO_CTRL7,
708 .mode_reg = MENELAUS_LDO_CTRL6,
/kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-stm32.c93 u32 mode_reg; /* MAC glue-logic mode register */ member
170 u32 reg = dwmac->mode_reg, clk_rate; in stm32mp1_set_mode()
231 u32 reg = dwmac->mode_reg; in stm32mcu_set_mode()
293 err = of_property_read_u32_index(np, "st,syscon", 1, &dwmac->mode_reg); in stm32_dwmac_parse_data()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
Dintel_dp_aux_backlight.c59 u8 mode_reg; in intel_dp_aux_backlight_dpcd_mode() local
63 &mode_reg) != 1) { in intel_dp_aux_backlight_dpcd_mode()
70 return (mode_reg & DP_EDP_BACKLIGHT_CONTROL_MODE_MASK) == in intel_dp_aux_backlight_dpcd_mode()
/kernel/linux/linux-5.10/drivers/tty/serial/
Dxilinx_uartps.c697 unsigned int ctrl_reg, mode_reg; in cdns_uart_set_termios() local
760 mode_reg = readl(port->membase + CDNS_UART_MR); in cdns_uart_set_termios()
800 cval |= mode_reg & 1; in cdns_uart_set_termios()
1035 u32 mode_reg; in cdns_uart_set_mctrl() local
1042 mode_reg = readl(port->membase + CDNS_UART_MR); in cdns_uart_set_mctrl()
1045 mode_reg &= ~CDNS_UART_MR_CHMODE_MASK; in cdns_uart_set_mctrl()
1052 mode_reg |= CDNS_UART_MR_CHMODE_L_LOOP; in cdns_uart_set_mctrl()
1054 mode_reg |= CDNS_UART_MR_CHMODE_NORM; in cdns_uart_set_mctrl()
1057 writel(mode_reg, port->membase + CDNS_UART_MR); in cdns_uart_set_mctrl()
/kernel/linux/linux-5.10/arch/powerpc/platforms/powermac/
Dlow_i2c.c400 u8 mode_reg = host->speed; in kw_i2c_xfer() local
408 mode_reg |= KW_I2C_MODE_STANDARD; in kw_i2c_xfer()
413 mode_reg |= KW_I2C_MODE_STANDARDSUB; in kw_i2c_xfer()
418 mode_reg |= KW_I2C_MODE_COMBINED; in kw_i2c_xfer()
426 kw_write_reg(reg_mode, mode_reg | (bus->channel << 4)); in kw_i2c_xfer()
435 if ((mode_reg & KW_I2C_MODE_MODE_MASK) == KW_I2C_MODE_STANDARDSUB in kw_i2c_xfer()
436 || (mode_reg & KW_I2C_MODE_MODE_MASK) == KW_I2C_MODE_COMBINED) in kw_i2c_xfer()
/kernel/linux/linux-5.10/include/video/
Dw100fb.h61 unsigned long mode_reg; member
/kernel/linux/linux-5.10/drivers/mmc/host/
Datmel-mci.c340 u32 mode_reg; member
872 atmci_writel(host, ATMCI_MR, host->mode_reg | ATMCI_MR_PDCFBYTE); in atmci_pdc_set_single_buf()
1056 atmci_writel(host, ATMCI_MR, host->mode_reg | ATMCI_MR_PDCMODE); in atmci_prepare_data_pdc()
1258 atmci_writel(host, ATMCI_MR, host->mode_reg); in atmci_start_request()
1402 if (!host->mode_reg) { in atmci_set_ios()
1434 host->mode_reg = ATMCI_MR_CLKDIV(clkdiv >> 1) in atmci_set_ios()
1444 host->mode_reg = ATMCI_MR_CLKDIV(clkdiv); in atmci_set_ios()
1453 host->mode_reg |= (ATMCI_MR_WRPROOF | ATMCI_MR_RDPROOF); in atmci_set_ios()
1464 atmci_writel(host, ATMCI_MR, host->mode_reg); in atmci_set_ios()
1485 if (host->mode_reg) { in atmci_set_ios()
[all …]

123