| /kernel/linux/linux-5.10/drivers/net/ethernet/intel/i40e/ |
| D | i40e_hmc.c | 120 u64 *pd_addr; in i40e_add_pd_table_entry() local
158 pd_addr = (u64 *)pd_table->pd_page_addr.va; in i40e_add_pd_table_entry()
159 pd_addr += rel_pd_idx; in i40e_add_pd_table_entry()
162 memcpy(pd_addr, &page_desc, sizeof(u64)); in i40e_add_pd_table_entry()
197 u64 *pd_addr; in i40e_remove_pd_bp() local
223 pd_addr = (u64 *)pd_table->pd_page_addr.va; in i40e_remove_pd_bp()
224 pd_addr += rel_pd_idx; in i40e_remove_pd_bp()
225 memset(pd_addr, 0, sizeof(u64)); in i40e_remove_pd_bp()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
| D | radeon_trace.h | 108 TP_PROTO(uint64_t pd_addr, unsigned ring, unsigned id),
109 TP_ARGS(pd_addr, ring, id),
111 __field(u64, pd_addr)
117 __entry->pd_addr = pd_addr;
122 __entry->pd_addr, __entry->ring, __entry->id)
|
| D | si_dma.c | 188 unsigned vm_id, uint64_t pd_addr) in si_dma_vm_flush() argument
197 radeon_ring_write(ring, pd_addr >> 12); in si_dma_vm_flush()
|
| D | radeon_vm.c | 240 uint64_t pd_addr = radeon_bo_gpu_offset(vm->page_directory); in radeon_vm_flush() local
243 if (pd_addr != vm_id->pd_gpu_addr || !vm_id->flushed_updates || in radeon_vm_flush()
246 trace_radeon_vm_flush(pd_addr, ring, vm->ids[ring].id); in radeon_vm_flush()
249 vm_id->pd_gpu_addr = pd_addr; in radeon_vm_flush()
645 uint64_t pd_addr = radeon_bo_gpu_offset(pd); in radeon_vm_update_page_directory() local
680 pde = pd_addr + pt_idx * 8; in radeon_vm_update_page_directory()
|
| D | ni_dma.c | 450 unsigned vm_id, uint64_t pd_addr) in cayman_dma_vm_flush() argument
454 radeon_ring_write(ring, pd_addr >> 12); in cayman_dma_vm_flush()
|
| D | radeon_asic.h | 615 unsigned vm_id, uint64_t pd_addr);
641 unsigned vm_id, uint64_t pd_addr);
723 unsigned vm_id, uint64_t pd_addr);
746 unsigned vm_id, uint64_t pd_addr);
830 unsigned vm_id, uint64_t pd_addr);
849 unsigned vm_id, uint64_t pd_addr);
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| D | clk-pll.c | 41 void __iomem *pd_addr; member
124 val = readl(pll->pd_addr); in mtk_pll_set_rate_regs()
129 if (pll->pd_addr != pll->pcw_addr) { in mtk_pll_set_rate_regs()
130 writel(val, pll->pd_addr); in mtk_pll_set_rate_regs()
216 postdiv = (readl(pll->pd_addr) >> pll->data->pd_shift) & POSTDIV_MASK; in mtk_pll_recalc_rate()
314 pll->pd_addr = base + data->pd_reg; in mtk_clk_register_pll()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_trace.h | 226 __field(u64, pd_addr)
235 __entry->pd_addr = job->vm_pd_addr;
240 __entry->vm_hub, __entry->pd_addr, __entry->needs_flush)
416 uint64_t pd_addr),
417 TP_ARGS(ring, vmid, pd_addr),
422 __field(u64, pd_addr)
429 __entry->pd_addr = pd_addr;
433 __entry->vm_hub,__entry->pd_addr)
|
| D | vcn_v2_0.h | 37 unsigned vmid, uint64_t pd_addr);
50 unsigned int vmid, uint64_t pd_addr);
|
| D | amdgpu_gmc.c | 73 uint64_t pd_addr; in amdgpu_gmc_pd_addr() local
79 amdgpu_gmc_get_pde_for_bo(bo, -1, &pd_addr, &flags); in amdgpu_gmc_pd_addr()
80 pd_addr |= flags; in amdgpu_gmc_pd_addr()
82 pd_addr = amdgpu_bo_gpu_offset(bo); in amdgpu_gmc_pd_addr()
84 return pd_addr; in amdgpu_gmc_pd_addr()
|
| D | jpeg_v2_0.h | 36 unsigned vmid, uint64_t pd_addr);
|
| D | jpeg_v1_0.c | 373 unsigned vmid, uint64_t pd_addr) in jpeg_v1_0_decode_ring_emit_vm_flush() argument
378 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in jpeg_v1_0_decode_ring_emit_vm_flush()
382 data1 = lower_32_bits(pd_addr); in jpeg_v1_0_decode_ring_emit_vm_flush()
|
| D | jpeg_v2_0.c | 626 unsigned vmid, uint64_t pd_addr) in jpeg_v2_0_dec_ring_emit_vm_flush() argument
631 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in jpeg_v2_0_dec_ring_emit_vm_flush()
635 data1 = lower_32_bits(pd_addr); in jpeg_v2_0_dec_ring_emit_vm_flush()
|
| D | gmc_v10_0.c | 422 unsigned vmid, uint64_t pd_addr) in gmc_v10_0_emit_flush_gpu_tlb() argument
445 lower_32_bits(pd_addr)); in gmc_v10_0_emit_flush_gpu_tlb()
449 upper_32_bits(pd_addr)); in gmc_v10_0_emit_flush_gpu_tlb()
466 return pd_addr; in gmc_v10_0_emit_flush_gpu_tlb()
|
| D | uvd_v7_0.c | 1370 unsigned vmid, uint64_t pd_addr) in uvd_v7_0_ring_emit_vm_flush() argument
1375 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in uvd_v7_0_ring_emit_vm_flush()
1379 data1 = lower_32_bits(pd_addr); in uvd_v7_0_ring_emit_vm_flush()
1413 unsigned int vmid, uint64_t pd_addr) in uvd_v7_0_enc_ring_emit_vm_flush() argument
1417 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in uvd_v7_0_enc_ring_emit_vm_flush()
1422 lower_32_bits(pd_addr), 0xffffffff); in uvd_v7_0_enc_ring_emit_vm_flush()
|
| D | vcn_v1_0.c | 1546 unsigned vmid, uint64_t pd_addr) in vcn_v1_0_dec_ring_emit_vm_flush() argument
1551 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vcn_v1_0_dec_ring_emit_vm_flush()
1555 data1 = lower_32_bits(pd_addr); in vcn_v1_0_dec_ring_emit_vm_flush()
1687 unsigned int vmid, uint64_t pd_addr) in vcn_v1_0_enc_ring_emit_vm_flush() argument
1691 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vcn_v1_0_enc_ring_emit_vm_flush()
1696 lower_32_bits(pd_addr), 0xffffffff); in vcn_v1_0_enc_ring_emit_vm_flush()
|
| D | vcn_v2_0.c | 1506 unsigned vmid, uint64_t pd_addr) in vcn_v2_0_dec_ring_emit_vm_flush() argument
1511 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vcn_v2_0_dec_ring_emit_vm_flush()
1515 data1 = lower_32_bits(pd_addr); in vcn_v2_0_dec_ring_emit_vm_flush()
1662 unsigned int vmid, uint64_t pd_addr) in vcn_v2_0_enc_ring_emit_vm_flush() argument
1666 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vcn_v2_0_enc_ring_emit_vm_flush()
1671 lower_32_bits(pd_addr), 0xffffffff); in vcn_v2_0_enc_ring_emit_vm_flush()
|
| D | gmc_v6_0.c | 361 unsigned vmid, uint64_t pd_addr) in gmc_v6_0_emit_flush_gpu_tlb() argument
370 amdgpu_ring_emit_wreg(ring, reg, pd_addr >> 12); in gmc_v6_0_emit_flush_gpu_tlb()
375 return pd_addr; in gmc_v6_0_emit_flush_gpu_tlb()
|
| D | vce_v4_0.c | 987 unsigned int vmid, uint64_t pd_addr) in vce_v4_0_emit_vm_flush() argument
991 pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr); in vce_v4_0_emit_vm_flush()
996 lower_32_bits(pd_addr), 0xffffffff); in vce_v4_0_emit_vm_flush()
|
| D | gmc_v9_0.c | 913 unsigned vmid, uint64_t pd_addr) in gmc_v9_0_emit_flush_gpu_tlb() argument
937 lower_32_bits(pd_addr)); in gmc_v9_0_emit_flush_gpu_tlb()
941 upper_32_bits(pd_addr)); in gmc_v9_0_emit_flush_gpu_tlb()
958 return pd_addr; in gmc_v9_0_emit_flush_gpu_tlb()
|
| D | amdgpu_gmc.h | 119 uint64_t pd_addr);
|
| /kernel/linux/linux-5.10/drivers/infiniband/hw/i40iw/ |
| D | i40iw_hmc.c | 626 u64 *pd_addr; in i40iw_add_pd_table_entry() local
657 pd_addr = (u64 *)pd_table->pd_page_addr.va; in i40iw_add_pd_table_entry()
658 pd_addr += rel_pd_idx; in i40iw_add_pd_table_entry()
660 memcpy(pd_addr, &page_desc, sizeof(*pd_addr)); in i40iw_add_pd_table_entry()
702 u64 *pd_addr; in i40iw_remove_pd_bp() local
721 pd_addr = (u64 *)pd_table->pd_page_addr.va; in i40iw_remove_pd_bp()
722 pd_addr += rel_pd_idx; in i40iw_remove_pd_bp()
723 memset(pd_addr, 0, sizeof(u64)); in i40iw_remove_pd_bp()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/ |
| D | gen6_ppgtt.h | 18 gen6_pte_t __iomem *pd_addr; member
|
| D | gen6_ppgtt.c | 23 ppgtt->pd_addr + pde); in gen6_write_pde()
173 ioread32(ppgtt->pd_addr + pde - 1); in gen6_flush_pd()
312 ppgtt->pd_addr = (gen6_pte_t __iomem *)ggtt->gsm + ggtt_offset; in pd_vma_bind()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/bridge/analogix/ |
| D | analogix_dp_reg.c | 235 u32 pd_addr = ANALOGIX_DP_PLL_CTL; in analogix_dp_set_pll_power_down() local
238 pd_addr = ANALOGIX_DP_PD; in analogix_dp_set_pll_power_down()
242 reg = readl(dp->reg_base + pd_addr); in analogix_dp_set_pll_power_down()
247 writel(reg, dp->reg_base + pd_addr); in analogix_dp_set_pll_power_down()
|