| /kernel/linux/linux-5.10/drivers/clk/baikal-t1/ |
| D | clk-ccu-pll.c | 78 struct ccu_pll *plls[CCU_PLL_NUM]; member
88 pll = data->plls[idx]; in ccu_pll_find_desc()
159 data->plls[idx] = ccu_pll_hw_register(&init); in ccu_pll_clk_register()
160 if (IS_ERR(data->plls[idx])) { in ccu_pll_clk_register()
161 ret = PTR_ERR(data->plls[idx]); in ccu_pll_clk_register()
179 ccu_pll_hw_unregister(data->plls[idx]); in ccu_pll_clk_register()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/omapdrm/dss/ |
| D | pll.c | 32 for (i = 0; i < ARRAY_SIZE(dss->plls); ++i) { in dss_pll_register()
33 if (!dss->plls[i]) { in dss_pll_register()
34 dss->plls[i] = pll; in dss_pll_register()
48 for (i = 0; i < ARRAY_SIZE(dss->plls); ++i) { in dss_pll_unregister()
49 if (dss->plls[i] == pll) { in dss_pll_unregister()
50 dss->plls[i] = NULL; in dss_pll_unregister()
61 for (i = 0; i < ARRAY_SIZE(dss->plls); ++i) { in dss_pll_find()
62 if (dss->plls[i] && strcmp(dss->plls[i]->name, name) == 0) in dss_pll_find()
63 return dss->plls[i]; in dss_pll_find()
|
| /kernel/linux/linux-5.10/sound/soc/uniphier/ |
| D | aio-cpu.c | 32 return chip->plls[pll_id].enable; in is_valid_pll()
138 pll = &aio->chip->plls[pll_id]; in find_divider()
663 chip->plls = devm_kcalloc(dev, in uniphier_aio_probe()
667 if (!chip->plls) in uniphier_aio_probe()
669 memcpy(chip->plls, chip->chip_spec->plls, in uniphier_aio_probe()
|
| D | aio.h | 220 const struct uniphier_aio_pll *plls; member
289 struct uniphier_aio_pll *plls; member
|
| D | aio-ld11.c | 360 .plls = uniphier_aio_pll_ld11,
370 .plls = uniphier_aio_pll_ld11,
|
| D | aio-pxs2.c | 280 .plls = uniphier_aio_pll_pxs2,
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| D | clk-mt8135.c | 613 static const struct mtk_pll_data plls[] = { variable
634 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in mtk_apmixedsys_init()
|
| D | clk-mt7629.c | 337 static const struct mtk_pll_data plls[] = { variable
654 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), in mtk_apmixedsys_init()
|
| D | clk-mt7622.c | 330 static const struct mtk_pll_data plls[] = { variable
679 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), in mtk_apmixedsys_init()
|
| D | clk-mt6797.c | 636 static const struct mtk_pll_data plls[] = { variable
668 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in mtk_apmixedsys_init()
|
| D | clk-mt8516.c | 772 static const struct mtk_pll_data plls[] = { variable
801 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in mtk_apmixedsys_init()
|
| D | clk-mt8167.c | 1018 static const struct mtk_pll_data plls[] = { variable
1051 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in mtk_apmixedsys_init()
|
| D | clk-mt6779.c | 1182 static const struct mtk_pll_data plls[] = { variable
1220 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in clk_mt6779_apmixed_probe()
|
| D | clk-pll.c | 345 const struct mtk_pll_data *plls, int num_plls, struct clk_onecell_data *clk_data) in mtk_clk_register_plls() argument
358 const struct mtk_pll_data *pll = &plls[i]; in mtk_clk_register_plls()
|
| D | clk-mt6765.c | 749 static const struct mtk_pll_data plls[] = { variable
789 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in clk_mt6765_apmixed_probe()
|
| D | clk-mt8173.c | 974 static const struct mtk_pll_data plls[] = { variable
1010 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in mtk_apmixedsys_init()
|
| D | clk-mt2712.c | 1224 static const struct mtk_pll_data plls[] = { variable
1268 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in clk_mt2712_apmixed_probe()
|
| D | clk-mt8183.c | 1123 static const struct mtk_pll_data plls[] = { variable
1162 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data); in clk_mt8183_apmixed_probe()
|
| D | clk-mtk.h | 239 const struct mtk_pll_data *plls, int num_plls,
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/ |
| D | samsung,s3c2410-clock.txt | 27 The xti clock used as input for the plls is generated outside the SoC. It is
|
| D | actions,owl-cmu.txt | 28 The hosc clock used as input for the plls is generated outside the SoC. It is
|
| D | amlogic,axg-audio-clkc.txt | 19 * "mst_in[0-7]" - 8 input plls to generate clock signals
|
| /kernel/linux/linux-5.10/include/linux/soc/samsung/ |
| D | s3c-cpufreq-core.h | 194 extern int s3c_plltab_register(struct cpufreq_frequency_table *plls,
|
| /kernel/linux/linux-5.10/drivers/cpufreq/ |
| D | s3c24xx-cpufreq.c | 625 int s3c_plltab_register(struct cpufreq_frequency_table *plls, in s3c_plltab_register() argument
635 memcpy(vals, plls, size); in s3c_plltab_register()
|
| /kernel/linux/linux-5.10/drivers/clk/ |
| D | clk-oxnas.c | 32 struct clk_oxnas_pll **plls; member
|