Home
last modified time | relevance | path

Searched refs:rmmio (Results 1 – 15 of 15) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/mgag200/
Dmgag200_drv.h36 #define RREG8(reg) ioread8(((void __iomem *)mdev->rmmio) + (reg))
37 #define WREG8(reg, v) iowrite8(v, ((void __iomem *)mdev->rmmio) + (reg))
38 #define RREG32(reg) ioread32(((void __iomem *)mdev->rmmio) + (reg))
39 #define WREG32(reg, v) iowrite32(v, ((void __iomem *)mdev->rmmio) + (reg))
176 void __iomem *rmmio; member
Dmgag200_drv.c117 mdev->rmmio = pcim_iomap(dev->pdev, 1, 0); in mgag200_regs_init()
118 if (mdev->rmmio == NULL) in mgag200_regs_init()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
Damdgpu_device.c332 ret = readl(((void __iomem *)adev->rmmio) + (reg * 4)); in amdgpu_device_rreg()
363 return (readb(adev->rmmio + offset)); in amdgpu_mm_rreg8()
388 writeb(value, adev->rmmio + offset); in amdgpu_mm_wreg8()
417 writel(v, ((void __iomem *)adev->rmmio) + (reg * 4)); in amdgpu_device_wreg()
443 writel(v, ((void __iomem *)adev->rmmio) + (reg * 4)); in amdgpu_mm_wreg_mmio_rlc()
597 pcie_index_offset = (void __iomem *)adev->rmmio + pcie_index * 4; in amdgpu_device_indirect_rreg()
598 pcie_data_offset = (void __iomem *)adev->rmmio + pcie_data * 4; in amdgpu_device_indirect_rreg()
627 pcie_index_offset = (void __iomem *)adev->rmmio + pcie_index * 4; in amdgpu_device_indirect_rreg64()
628 pcie_data_offset = (void __iomem *)adev->rmmio + pcie_data * 4; in amdgpu_device_indirect_rreg64()
662 pcie_index_offset = (void __iomem *)adev->rmmio + pcie_index * 4; in amdgpu_device_indirect_wreg()
[all …]
Damdgpu_kms.c88 if (adev->rmmio == NULL) in amdgpu_driver_unload_kms()
213 if (adev->rmmio && adev->runpm) in amdgpu_driver_load_kms()
Dgfx_v9_0.c749 …scratch_reg0 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG0_BASE_IDX] + mmSCRATCH_RE… in gfx_v9_0_rlcg_wreg()
750 …scratch_reg1 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG1_BASE_IDX] + mmSCRATCH_RE… in gfx_v9_0_rlcg_wreg()
751 …scratch_reg2 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG1_BASE_IDX] + mmSCRATCH_RE… in gfx_v9_0_rlcg_wreg()
752 …scratch_reg3 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG1_BASE_IDX] + mmSCRATCH_RE… in gfx_v9_0_rlcg_wreg()
753 …spare_int = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmRLC_SPARE_INT_BASE_IDX] + mmRLC_SPARE_IN… in gfx_v9_0_rlcg_wreg()
769 writel(v, ((void __iomem *)adev->rmmio) + (offset * 4)); in gfx_v9_0_rlcg_wreg()
Damdgpu.h777 void __iomem *rmmio; member
Dgfx_v10_0.c1379 …scratch_reg0 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG0_BASE_IDX] + mmSCRATCH_RE… in gfx_v10_rlcg_wreg()
1380 …scratch_reg1 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG1_BASE_IDX] + mmSCRATCH_RE… in gfx_v10_rlcg_wreg()
1381 …scratch_reg2 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG1_BASE_IDX] + mmSCRATCH_RE… in gfx_v10_rlcg_wreg()
1382 …scratch_reg3 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG1_BASE_IDX] + mmSCRATCH_RE… in gfx_v10_rlcg_wreg()
1383 …spare_int = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmRLC_SPARE_INT_BASE_IDX] + mmRLC_SPARE_IN… in gfx_v10_rlcg_wreg()
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
Dradeon_device.c1411 rdev->rmmio = ioremap(rdev->rmmio_base, rdev->rmmio_size); in radeon_device_init()
1412 if (rdev->rmmio == NULL) in radeon_device_init()
1543 iounmap(rdev->rmmio); in radeon_device_fini()
1544 rdev->rmmio = NULL; in radeon_device_fini()
Dradeon.h2360 void __iomem *rmmio; member
2477 return readl(((void __iomem *)rdev->rmmio) + reg); in r100_mm_rreg()
2485 writel(v, ((void __iomem *)rdev->rmmio) + reg); in r100_mm_wreg()
2514 #define RREG8(reg) readb((rdev->rmmio) + (reg))
2515 #define WREG8(reg, v) writeb(v, (rdev->rmmio) + (reg))
2516 #define RREG16(reg) readw((rdev->rmmio) + (reg))
2517 #define WREG16(reg, v) writew(v, (rdev->rmmio) + (reg))
Dradeon_kms.c68 if (rdev->rmmio == NULL) in radeon_driver_unload_kms()
Dr100.c4120 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX); in r100_mm_rreg_slow()
4121 ret = readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA); in r100_mm_rreg_slow()
4131 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX); in r100_mm_wreg_slow()
4132 writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA); in r100_mm_wreg_slow()
/kernel/linux/linux-5.10/drivers/misc/habanalabs/common/
Ddevice.c1525 return readl(hdev->rmmio + reg); in hl_rreg()
1540 writel(val, hdev->rmmio + reg); in hl_wreg()
Dhabanalabs.h1600 void __iomem *rmmio; member
/kernel/linux/linux-5.10/drivers/misc/habanalabs/goya/
Dgoya.c481 hdev->rmmio = hdev->pcie_bar[SRAM_CFG_BAR_ID] + in goya_pci_bars_map()
/kernel/linux/linux-5.10/drivers/misc/habanalabs/gaudi/
Dgaudi.c492 hdev->rmmio = hdev->pcie_bar[CFG_BAR_ID] + in gaudi_pci_bars_map()