| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/ |
| D | fb_decoder.c | 147 u32 tiled, int stride_mask, int bpp) in intel_vgpu_get_stride() argument
155 switch (tiled) { in intel_vgpu_get_stride()
175 tiled); in intel_vgpu_get_stride()
219 plane->tiled = val & PLANE_CTL_TILED_MASK; in intel_vgpu_decode_primary_plane()
234 plane->tiled = val & DISPPLANE_TILED; in intel_vgpu_decode_primary_plane()
258 plane->stride = intel_vgpu_get_stride(vgpu, pipe, plane->tiled, in intel_vgpu_decode_primary_plane()
428 plane->tiled = !!(val & SPRITE_TILED); in intel_vgpu_decode_sprite_plane()
|
| D | fb_decoder.h | 106 u32 tiled; /* tiling mode: linear, X-tiled, Y tiled, etc */ member
121 u8 tiled; /* X-tiled */ member
|
| D | dmabuf.c | 286 switch (p.tiled) { in vgpu_get_plane_info()
303 gvt_vgpu_err("invalid tiling mode: %x\n", p.tiled); in vgpu_get_plane_info()
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/ |
| D | fsl-vdoa.txt | 5 is to reorder video data from the macroblock tiled order produced by the CODA
|
| /kernel/linux/patches/linux-5.10/prebuilts/usr/include/drm/ |
| D | omap_drm.h | 44 } tiled; member
|
| /kernel/linux/linux-5.10/include/uapi/drm/ |
| D | omap_drm.h | 61 } tiled; /* (for tiled formats) */ member
|
| /kernel/linux/patches/linux-4.19/prebuilts/usr/include/drm/ |
| D | omap_drm.h | 32 } tiled; member
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/omapdrm/ |
| D | omap_gem.c | 1227 tiler_align(gem2fmt(flags), &gsize.tiled.width, in omap_gem_new()
1228 &gsize.tiled.height); in omap_gem_new()
1230 size = tiler_size(gem2fmt(flags), gsize.tiled.width, in omap_gem_new()
1231 gsize.tiled.height); in omap_gem_new()
1233 omap_obj->width = gsize.tiled.width; in omap_gem_new()
1234 omap_obj->height = gsize.tiled.height; in omap_gem_new()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
| D | radeon_fb.c | 87 int radeon_align_pitch(struct radeon_device *rdev, int width, int cpp, bool tiled) in radeon_align_pitch() argument
90 int align_large = (ASIC_IS_AVIVO(rdev)) || tiled; in radeon_align_pitch()
|
| D | r600_cs.c | 2378 u32 header, cmd, count, tiled; in r600_dma_cs_parse() local
2394 tiled = GET_DMA_T(header); in r600_dma_cs_parse()
2403 if (tiled) { in r600_dma_cs_parse()
2434 if (tiled) { in r600_dma_cs_parse()
|
| D | radeon_mode.h | 991 int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled);
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/ |
| D | sun4i_frontend.c | 271 bool tiled = (modifier == DRM_FORMAT_MOD_ALLWINNER_TILED); in sun4i_frontend_drm_format_to_input_mode() local
279 *val = tiled ? SUN4I_FRONTEND_INPUT_FMT_DATA_MOD_MB32_SEMIPLANAR in sun4i_frontend_drm_format_to_input_mode()
284 *val = tiled ? SUN4I_FRONTEND_INPUT_FMT_DATA_MOD_MB32_PLANAR in sun4i_frontend_drm_format_to_input_mode()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/exynos/ |
| D | exynos_drm_gsc.c | 449 static void gsc_src_set_fmt(struct gsc_context *ctx, u32 fmt, bool tiled) in gsc_src_set_fmt() argument
515 if (tiled) in gsc_src_set_fmt()
636 static void gsc_dst_set_fmt(struct gsc_context *ctx, u32 fmt, bool tiled) in gsc_dst_set_fmt() argument
702 if (tiled) in gsc_dst_set_fmt()
|
| D | exynos_drm_fimc.c | 366 static void fimc_src_set_fmt(struct fimc_context *ctx, u32 fmt, bool tiled) in fimc_src_set_fmt() argument
408 if (tiled) in fimc_src_set_fmt()
632 static void fimc_dst_set_fmt(struct fimc_context *ctx, u32 fmt, bool tiled) in fimc_dst_set_fmt() argument
681 if (tiled) in fimc_dst_set_fmt()
|
| /kernel/linux/linux-5.10/Documentation/userspace-api/media/v4l/ |
| D | pixfmt-nv12m.rst | 32 ``V4L2_PIX_FMT_NV12MT_16X16`` is the tiled version of
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_fb.c | 83 int amdgpu_align_pitch(struct amdgpu_device *adev, int width, int cpp, bool tiled) in amdgpu_align_pitch() argument
|
| D | amdgpu_mode.h | 630 int amdgpu_align_pitch(struct amdgpu_device *adev, int width, int bpp, bool tiled);
|
| /kernel/linux/linux-5.10/net/netfilter/ipvs/ |
| D | Kconfig | 282 stored in a hash table. This table is tiled by each destination
285 tiled an amount proportional to the weights specified. The table
|
| /kernel/linux/linux-5.10/Documentation/gpu/ |
| D | tegra.rst | 146 with Tegra-specific flags. This is useful for buffers that should be tiled, or
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/ce/fuc/ |
| D | com.fuc | 515 // Setup to handle a tiled surface
|
| /kernel/linux/patches/linux-5.10/imx8mm_patch/patches/ |
| D | 0005_linux_include.patch | 15074 + * This is a tiled layout using 64x64 pixel super-tiles, where each super-tile
15087 +/* Amphion tiled layout */
15092 + * This is a tiled layout using 8x128 pixel vertical strips, where each strip
15102 + * This is G1 VPU tiled layout using tiles of 8x4 pixels in a row-major
15110 + * This is G2 VPU tiled layout using tiles of 4x4 pixels in a row-major
15118 + * This is G2 VPU tiled layout using tiles of 4x4 pixels in a row-major
21381 +/* two planes -- 12 tiled Y/CbCr 4:2:0 */
|