Searched refs:BMI2 (Results 1 – 22 of 22) sorted by relevance
/third_party/flutter/skia/src/core/ |
D | SkCpu.h | 26 BMI2 = 1 << 11, enumerator 28 HSW = AVX2 | BMI1 | BMI2 | F16C | FMA,
|
D | SkCpu.cpp | 69 if (abcd[1] & (1<<8)) { features |= SkCpu::BMI2; } in read_cpu_features()
|
/third_party/skia/src/core/ |
D | SkCpu.h | 26 BMI2 = 1 << 11, enumerator 28 HSW = AVX2 | BMI1 | BMI2 | F16C | FMA,
|
D | SkCpu.cpp | 59 if (abcd[1] & (1<<8)) { features |= SkCpu::BMI2; } in read_cpu_features()
|
/third_party/mesa3d/src/gallium/drivers/swr/rasterizer/jitter/ |
D | JitManager.h | 74 bool BMI2(void) { return bForceAVX ? 0 : InstructionSet::BMI2(); } in BMI2() function
|
/third_party/mesa3d/src/gallium/drivers/swr/rasterizer/common/ |
D | isa.hpp | 83 bool BMI2(void) { return CPU_Rep.f_7_EBX_[8]; } in BMI2() function in InstructionSet
|
/third_party/openssl/doc/man3/ |
D | OPENSSL_ia32cap.pod | 95 =item bit #64+8 denoting availability of BMI2 instructions, e.g. MULX
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86ScheduleSLM.td | 160 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86ScheduleBdVer2.td | 437 defm : X86WriteResUnsupported<WriteIMulH>; // BMI2 MULX 558 // BMI1 BEXTR, BMI2 BZHI
|
D | X86ScheduleAtom.td | 144 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86Schedule.td | 199 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86ScheduleBtVer2.td | 248 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86.td | 220 "Support BMI2 instructions">;
|
D | X86SchedSandyBridge.td | 190 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86ScheduleZnver2.td | 227 // BMI1 BEXTR, BMI2 BZHI
|
D | X86ScheduleZnver1.td | 239 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86SchedBroadwell.td | 198 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86SchedSkylakeClient.td | 195 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86SchedHaswell.td | 195 // BMI1 BEXTR/BLS, BMI2 BZHI
|
D | X86SchedSkylakeServer.td | 195 // BMI1 BEXTR/BLS, BMI2 BZHI
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/ |
D | X86GenSubtargetInfo.inc | 186 { "bmi2", "Support BMI2 instructions", X86::FeatureBMI2, { { { 0x0ULL, 0x0ULL, 0x0ULL, } } } },
|
/third_party/openssl/ |
D | CHANGES | 1434 This only affects processors that support the BMI1, BMI2 and ADX extensions
|