| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/ |
| D | ConstrainedOps.def | 61 FUNCTION(exp2, 1, 1, experimental_constrained_exp2, FEXP2)
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 641 FLOG, FLOG2, FLOG10, FEXP, FEXP2, enumerator
|
| D | BasicTTIImpl.h | 1232 ISDs.push_back(ISD::FEXP2);
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 215 case ISD::FEXP2: return "fexp2"; in getOperationName()
|
| D | LegalizeFloatTypes.cpp | 85 case ISD::FEXP2: R = SoftenFloatRes_FEXP2(N); break; in SoftenFloatResult()
1147 case ISD::FEXP2: ExpandFloatRes_FEXP2(N, Lo, Hi); break; in ExpandFloatResult()
2111 case ISD::FEXP2: in PromoteFloatResult()
|
| D | LegalizeVectorOps.cpp | 428 case ISD::FEXP2: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 84 case ISD::FEXP2: in ScalarizeVectorResult()
877 case ISD::FEXP2: in SplitVectorResult()
2808 case ISD::FEXP2: in WidenVectorResult()
|
| D | LegalizeDAG.cpp | 3996 case ISD::FEXP2: in ConvertNodeToLibcall()
4516 case ISD::FEXP2: in PromoteNode()
|
| D | SelectionDAGBuilder.cpp | 5378 return DAG.getNode(ISD::FEXP2, dl, Op.getValueType(), Op); in expandExp2()
7723 if (visitUnaryFloatCall(I, ISD::FEXP2)) in visitCall()
|
| D | SelectionDAG.cpp | 4110 case ISD::FEXP2: in isKnownNeverNaN()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 153 setOperationAction(ISD::FEXP2, MVT::f16, Promote); in MipsSETargetLowering()
390 setOperationAction(ISD::FEXP2, Ty, Legal); in addMSAFloatType()
1896 DAG.getNode(ISD::FEXP2, SDLoc(Op), ResTy, Op->getOperand(2))); in lowerINTRINSIC_WO_CHAIN()
|
| D | MipsMSAInstrInfo.td | 2051 // 1.0 when we only need to match ISD::FEXP2.
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 749 setOperationAction(ISD::FEXP2, VT, Expand); in initActions()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 194 ISD::FEXP, ISD::FEXP2, ISD::FRINT}) { in WebAssemblyTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 251 setOperationAction(ISD::FEXP2, MVT::f32, Legal); in AMDGPUTargetLowering()
410 setOperationAction(ISD::FEXP2, VT, Expand); in AMDGPUTargetLowering()
2311 return DAG.getNode(ISD::FEXP2, SL, VT, Mul, Op->getFlags()); in lowerFEXP()
|
| D | SIISelLowering.cpp | 8615 case ISD::FEXP2: in fp16SrcZerosHighBits()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 459 def fexp2 : SDNode<"ISD::FEXP2" , SDTFPUnaryOp>;
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 356 setOperationAction(ISD::FEXP2, VT, Expand); in addMVEVectorTypes()
804 setOperationAction(ISD::FEXP2, MVT::v2f64, Expand); in ARMTargetLowering()
825 setOperationAction(ISD::FEXP2, MVT::v4f32, Expand); in ARMTargetLowering()
841 setOperationAction(ISD::FEXP2, MVT::v2f32, Expand); in ARMTargetLowering()
970 setOperationAction(ISD::FEXP2, MVT::f64, Expand); in ARMTargetLowering()
1413 setOperationAction(ISD::FEXP2, MVT::f16, Promote); in ARMTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 420 setOperationAction(ISD::FEXP2, MVT::f16, Promote); in AArch64TargetLowering()
421 setOperationAction(ISD::FEXP2, MVT::v4f16, Expand); in AArch64TargetLowering()
422 setOperationAction(ISD::FEXP2, MVT::v8f16, Expand); in AArch64TargetLowering()
886 setOperationAction(ISD::FEXP2, VT, Expand); in addTypeForNEON()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/ |
| D | MipsGenFastISel.inc | 373 // FastEmit functions for ISD::FEXP2.
1199 case ISD::FEXP2: return fastEmit_ISD_FEXP2_r(VT, RetVT, Op0, Op0IsKill);
|
| D | MipsGenDAGISel.inc | 27751 /* 52478*/ OPC_CheckOpcode, TARGET_VAL(ISD::FEXP2),
27770 /* 52512*/ OPC_CheckOpcode, TARGET_VAL(ISD::FEXP2),
29923 /* 56937*/ /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FEXP2),// ->56965
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1484 ISD::FLOG10, ISD::FEXP, ISD::FEXP2, ISD::FCEIL, ISD::FTRUNC, in HexagonTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 648 setOperationAction(ISD::FEXP2, VT, Expand); in PPCTargetLowering()
1011 setOperationAction(ISD::FEXP2 , MVT::v4f64, Expand); in PPCTargetLowering()
1056 setOperationAction(ISD::FEXP2 , MVT::v4f32, Expand); in PPCTargetLowering()
|
| /third_party/mesa3d/docs/relnotes/ |
| D | 21.1.0.rst | 472 - pan/bi: Lower FEXP2 with a table
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 750 setOperationAction(ISD::FEXP2, MVT::f80, Expand); in X86TargetLowering()
767 setOperationAction(ISD::FEXP2, VT, Expand); in X86TargetLowering()
|