| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/ |
| D | ConstrainedOps.def | 42 INSTRUCTION(FRem, 2, 1, experimental_constrained_frem, FREM)
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 295 FADD, FSUB, FMUL, FDIV, FREM, enumerator
|
| D | TargetLowering.h | 2287 case ISD::FREM: in isBinOp()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGBuilder.h | 702 void visitFRem(const User &I) { visitBinary(I, ISD::FREM); } in visitFRem()
|
| D | SelectionDAGDumper.cpp | 259 case ISD::FREM: return "frem"; in getOperationName()
|
| D | LegalizeFloatTypes.cpp | 111 case ISD::FREM: R = SoftenFloatRes_FREM(N); break; in SoftenFloatResult()
1185 case ISD::FREM: ExpandFloatRes_FREM(N, Lo, Hi); break; in ExpandFloatResult()
2134 case ISD::FREM: in PromoteFloatResult()
|
| D | LegalizeVectorOps.cpp | 381 case ISD::FREM: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 131 case ISD::FREM: in ScalarizeVectorResult()
930 case ISD::FREM: in SplitVectorResult()
2739 case ISD::FREM: in WidenVectorResult()
|
| D | FastISel.cpp | 1823 return selectBinaryOp(I, ISD::FREM); in selectOperator()
|
| D | SelectionDAG.cpp | 4100 case ISD::FREM: in isKnownNeverNaN()
5093 case ISD::FREM: in foldConstantFPMath()
5117 case ISD::FREM: in foldConstantFPMath()
5215 case ISD::FREM: in getNode()
|
| D | LegalizeDAG.cpp | 4106 case ISD::FREM: in ConvertNodeToLibcall()
4450 case ISD::FREM: in PromoteNode()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUTargetTransformInfo.cpp | 417 case ISD::FREM: in getArithmeticInstrCost()
|
| D | AMDGPUISelLowering.cpp | 272 setOperationAction(ISD::FREM, MVT::f32, Custom); in AMDGPUTargetLowering()
273 setOperationAction(ISD::FREM, MVT::f64, Custom); in AMDGPUTargetLowering()
413 setOperationAction(ISD::FREM, VT, Expand); in AMDGPUTargetLowering()
560 case ISD::FREM: in hasSourceMods()
1135 case ISD::FREM: return LowerFREM(Op, DAG); in LowerOperation()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 1619 setOperationAction(ISD::FREM , MVT::f128, Expand); in SparcTargetLowering()
1624 setOperationAction(ISD::FREM , MVT::f64, Expand); in SparcTargetLowering()
1629 setOperationAction(ISD::FREM , MVT::f32, Expand); in SparcTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 245 setOperationAction(ISD::FREM, MVT::f32, Expand); in AArch64TargetLowering()
246 setOperationAction(ISD::FREM, MVT::f64, Expand); in AArch64TargetLowering()
247 setOperationAction(ISD::FREM, MVT::f80, Expand); in AArch64TargetLowering()
267 setOperationAction(ISD::FREM, MVT::f128, Expand); in AArch64TargetLowering()
399 setOperationAction(ISD::FREM, MVT::f16, Promote); in AArch64TargetLowering()
400 setOperationAction(ISD::FREM, MVT::v4f16, Expand); in AArch64TargetLowering()
401 setOperationAction(ISD::FREM, MVT::v8f16, Expand); in AArch64TargetLowering()
717 setOperationAction(ISD::FREM, MVT::v1f64, Expand); in AArch64TargetLowering()
918 setOperationAction(ISD::FREM, VT, Expand); in addTypeForNEON()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 1606 case FRem: return ISD::FREM; in InstructionOpcodeToISD()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 94 {ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, ISD::FREM, ISD::FMA}) in WebAssemblyTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1437 {ISD::FDIV, ISD::FREM, ISD::FSQRT, ISD::FSIN, ISD::FCOS, ISD::FSINCOS, in HexagonTargetLowering()
1482 ISD::FREM, ISD::FNEG, ISD::FABS, ISD::FSQRT, ISD::FSIN, in HexagonTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 242 setOperationAction(ISD::FREM, MVT::ppcf128, Expand); in PPCTargetLowering()
276 setOperationAction(ISD::FREM , MVT::f64, Expand); in PPCTargetLowering()
281 setOperationAction(ISD::FREM , MVT::f32, Expand); in PPCTargetLowering()
641 setOperationAction(ISD::FREM, VT, Expand); in PPCTargetLowering()
946 setOperationAction(ISD::FREM, MVT::f128, Expand); in PPCTargetLowering()
973 setOperationAction(ISD::FREM, MVT::v4f64, Expand); in PPCTargetLowering()
1024 setOperationAction(ISD::FREM, MVT::v4f32, Expand); in PPCTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 448 setOperationAction(ISD::FREM, MVT::f32, Expand); in MipsTargetLowering()
449 setOperationAction(ISD::FREM, MVT::f64, Expand); in MipsTargetLowering()
|
| D | MipsSEISelLowering.cpp | 136 setOperationAction(ISD::FREM, MVT::f16, Promote); in MipsSETargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 212 setOperationAction(ISD::FREM, VT, Expand); in addTypeForNEON()
347 setOperationAction(ISD::FREM, VT, Expand); in addMVEVectorTypes()
785 setOperationAction(ISD::FREM, MVT::v2f64, Expand); in ARMTargetLowering()
957 setOperationAction(ISD::FREM, MVT::f64, Expand); in ARMTargetLowering()
1329 setOperationAction(ISD::FREM, MVT::f64, Expand); in ARMTargetLowering()
1330 setOperationAction(ISD::FREM, MVT::f32, Expand); in ARMTargetLowering()
1405 setOperationAction(ISD::FREM, MVT::f16, Promote); in ARMTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 437 def frem : SDNode<"ISD::FREM" , SDTFPBinOp>;
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
| D | RISCVISelLowering.cpp | 164 ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, ISD::FREM, ISD::FP16_TO_FP, in RISCVTargetLowering()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 572 for (const auto &Op : {ISD::FDIV, ISD::FREM, ISD::FSQRT, ISD::FSIN, ISD::FCOS, in NVPTXTargetLowering()
|