Searched refs:Gather4 (Results 1 – 10 of 10) sorted by relevance
/third_party/mesa3d/src/gallium/drivers/swr/rasterizer/jitter/ |
D | builder_mem.h | 110 void Gather4(const SWR_FORMAT format,
|
D | builder_mem.cpp | 245 void Builder::Gather4(const SWR_FORMAT format, in Gather4() function in SwrJit::Builder
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SIInstrFormats.td | 61 field bit Gather4 = 0; 167 let TSFlags{37} = Gather4;
|
D | MIMGInstructions.td | 35 bit Gather4 = 0; 50 let Fields = ["BaseOpcode", "Store", "Atomic", "AtomicX2", "Sampler", "Gather4", 677 let Gather4 = 1; 681 Gather4 = 1, hasPostISelHook = 0 in {
|
D | SIDefines.h | 64 Gather4 = UINT64_C(1) << 37, enumerator
|
D | SIInstrInfo.h | 490 return MI.getDesc().TSFlags & SIInstrFlags::Gather4; in isGather4() 494 return get(Opcode).TSFlags & SIInstrFlags::Gather4; in isGather4()
|
D | SIISelLowering.cpp | 5386 DMaskLanes = BaseOpcode->Gather4 ? 4 : countPopulation(DMask); in lowerImage()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/Utils/ |
D | AMDGPUBaseInfo.h | 210 bool Gather4; member
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/Disassembler/ |
D | AMDGPUDisassembler.cpp | 486 bool IsGather4 = MCII->get(MI.getOpcode()).TSFlags & SIInstrFlags::Gather4; in convertMIMGInst()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/AsmParser/ |
D | AMDGPUAsmParser.cpp | 2964 (Desc.TSFlags & SIInstrFlags::Gather4) ? 4 : countPopulation(DMask); in validateMIMGDataSize() 3039 if ((Desc.TSFlags & SIInstrFlags::Gather4) == 0) in validateMIMGGatherDMask()
|