Searched refs:HasV8Ops (Results 1 – 17 of 17) sorted by relevance
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/MCTargetDesc/ |
D | ARMTargetStreamer.cpp | 123 if (STI.hasFeature(ARM::HasV8Ops)) { in getArchForCPU() 221 if (STI.hasFeature(ARM::HasV8Ops)) in emitTargetAttributes() 278 if (STI.hasFeature(ARM::FeatureHWDivARM) && !STI.hasFeature(ARM::HasV8Ops)) in emitTargetAttributes()
|
D | ARMMCTargetDesc.cpp | 71 if (STI.getFeatureBits()[llvm::ARM::HasV8Ops] && MI.getOperand(1).isImm() && in getITDeprecationInfo()
|
D | ARMInstPrinter.cpp | 754 O << ARM_MB::MemBOptToString(val, STI.getFeatureBits()[ARM::HasV8Ops]); in printMemBOption()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMPredicates.td | 59 AssemblerPredicate<"HasV8Ops", "armv8">; 61 AssemblerPredicate<"!HasV8Ops", "armv7 or earlier">;
|
D | ARMSubtarget.h | 154 bool HasV8Ops = false; variable 576 bool hasV8Ops() const { return HasV8Ops; } in hasV8Ops()
|
D | ARM.td | 502 def HasV8Ops : SubtargetFeature<"v8", "HasV8Ops", "true", 508 [HasV8Ops]>; 713 def ARMv8a : Architecture<"armv8-a", "ARMv8a", [HasV8Ops, 791 def ARMv8r : Architecture<"armv8-r", "ARMv8r", [HasV8Ops,
|
D | ARMBaseInstrInfo.h | 651 if (featureBits[ARM::HasV8Ops] && (Num & 0xE) != 0xE) in isValidCoprocessorNumber()
|
D | ARMInstrThumb.td | 361 … []>, T1Encoding<0b101101>, Requires<[IsThumb, IsNotMClass]>, Deprecated<HasV8Ops> {
|
D | ARMInstrInfo.td | 2177 "setend\t$end", []>, Requires<[IsARM]>, Deprecated<HasV8Ops> {
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/Disassembler/ |
D | ARMDisassembler.cpp | 1282 if ((RegNo == 13 && !featureBits[ARM::HasV8Ops]) || RegNo == 15) in DecoderGPRRegisterClass() 1726 if (featureBits[ARM::HasV8Ops] && (coproc != 14)) in DecodeCopMemInstruction() 2528 !FeatureBits[ARM::HasV8Ops]) in DecodeSETPANInstruction() 5905 if (featureBits[ARM::ModeThumb] && !featureBits[ARM::HasV8Ops]) { in DecodeForVMRSandVMSR()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
D | ARMGenDisassemblerTables.inc | 16602 return (!Bits[ARM::ModeThumb] && Bits[ARM::HasV8Ops] && Bits[ARM::FeatureCRC]); 16606 return (!Bits[ARM::ModeThumb] && !Bits[ARM::HasV8Ops]); 16608 return (!Bits[ARM::ModeThumb] && Bits[ARM::HasV8Ops]); 16610 return (!Bits[ARM::ModeThumb] && Bits[ARM::HasV8Ops] && Bits[ARM::HasV8_1aOps]); 16656 return (Bits[ARM::HasV8Ops] && Bits[ARM::FeatureCrypto]); 16676 …return (Bits[ARM::ModeThumb] && Bits[ARM::FeatureThumb2] && Bits[ARM::HasV8Ops] && Bits[ARM::HasV8… 16680 return (Bits[ARM::ModeThumb] && Bits[ARM::HasV8Ops]); 16704 return (Bits[ARM::ModeThumb] && Bits[ARM::FeatureThumb2] && Bits[ARM::HasV8Ops]); 16730 …return (Bits[ARM::ModeThumb] && Bits[ARM::FeatureThumb2] && Bits[ARM::HasV8Ops] && Bits[ARM::Featu… 16732 return (Bits[ARM::ModeThumb] && Bits[ARM::FeatureThumb2] && !Bits[ARM::HasV8Ops]); [all …]
|
D | ARMGenAsmWriter.inc | 12245 {AliasPatternCond::K_Feature, ARM::HasV8Ops}, 12500 {AliasPatternCond::K_Feature, ARM::HasV8Ops}, 12539 {AliasPatternCond::K_Feature, ARM::HasV8Ops},
|
D | ARMGenSubtargetInfo.inc | 154 HasV8Ops = 138, 354 …{ "v8", "Support ARM v8 instructions", ARM::HasV8Ops, { { { 0x1000000000ULL, 0x0ULL, 0x80ULL, } } … 19505 if (Bits[ARM::HasV8Ops]) HasV8Ops = true;
|
D | ARMGenMCCodeEmitter.inc | 16400 if ((FB[ARM::HasV8Ops])) 16402 if ((!FB[ARM::HasV8Ops]))
|
D | ARMGenAsmMatcher.inc | 9789 if ((FB[ARM::HasV8Ops])) 9791 if ((!FB[ARM::HasV8Ops]))
|
D | ARMGenInstrInfo.inc | 7540 …::UnmodeledSideEffects), 0xd00ULL, nullptr, nullptr, OperandInfo2, ARM::HasV8Ops ,nullptr }, // I… 10045 …::UnmodeledSideEffects), 0xc80ULL, nullptr, nullptr, OperandInfo2, ARM::HasV8Ops ,nullptr }, // I…
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/AsmParser/ |
D | ARMAsmParser.cpp | 485 return getSTI().getFeatureBits()[ARM::HasV8Ops]; in hasV8Ops()
|