Home
last modified time | relevance | path

Searched refs:MPU_MAIR1_Attr5_Pos (Results 1 – 7 of 7) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
Dcore_cm23.h987 #define MPU_MAIR1_Attr5_Pos 8U /*!< MPU … macro
988 #define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU …
Dcore_armv8mbl.h912 #define MPU_MAIR1_Attr5_Pos 8U /*!< MPU … macro
913 #define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU …
Dcore_armv8mml.h1491 #define MPU_MAIR1_Attr5_Pos 8U /*!< MPU … macro
1492 #define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU …
Dcore_cm35p.h1566 #define MPU_MAIR1_Attr5_Pos 8U /*!< MPU … macro
1567 #define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU …
Dcore_cm33.h1566 #define MPU_MAIR1_Attr5_Pos 8U /*!< MPU … macro
1567 #define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU …
Dcore_cm55.h2408 #define MPU_MAIR1_Attr5_Pos 8U /*!< MPU … macro
2409 #define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU …
Dcore_armv81mml.h2373 #define MPU_MAIR1_Attr5_Pos 8U /*!< MPU … macro
2374 #define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU …